

### KSIT, BENGALURU

# DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

### **COURSE FILE**

NAME OF THE STAFF : Dr. B SUDASHAN

SUBJECT CODE/NAME: 18EC35- COMPUTER ORGANIZATIO AND

**ARCHITECTURE** 

SEMESTER/YEAR : III/II

ACADEMIC YEAR : 2020 - 21

BRANCH : ECE

COURSE IN-CHARGE

MODULE COORDINATOR



### K. S. INSTITUTE OF TECHNOLOGY

### **VISION**

"To impart quality technical education with ethical values, employable skills and research to achieve excellence".

### **MISSION**

- To attract and retain highly qualified, experienced & committed faculty.
- To create relevant infrastructure.
- Network with industry & premier institutions to encourage emergence of new ideas by providing research & development facilities to strive for academic excellence.
- To inculcate the professional & ethical values among young students with employable skills & knowledge acquired to transform the society.

# DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

### VISION

"To achieve excellence in academics and research in Electronics & Communication Engineering to meet societal need".

### **MISSION**

- To impart quality technical education with the relevant technologies to produce industry ready engineers with ethical values.
- To enrich experiential learning through active involvement in professional clubs & societies.
- To promote industry-institute collaborations for research & development.



# K.S. INSTITUTE OF TECHNOLOGY

# Department of Electronics and Communication Engg.

# PROGRAM EDUCATIONAL OBJECTIVES (PEO'S)

- Excel in professional career by acquiring domain knowledge.
- Motivation to pursue higher Education & research by adopting technological innovations by continuous learning through professional bodies and clubs.
- To inculcate effective communication skills, team work, ethics and leadership qualities.

## PROGRAM SPECIFIC OUTCOMES (PSO'S)

- PSO1: Graduate should be able to understand the fundamentals in the field of Electronics & Communication and apply the same to various areas like Signal processing, embedded systems, Communication & Semiconductor technology.
- PSO2: Graduate will demonstrate the ability to design, develop solutions for Problems in Electronics & Communication Engineering using hardware and software tools with social concerns.

### K S INSTITUTE OF TECHNOLOGY

### **PROGRAM OUTCOMES (PO'S)**

#### Engineering Graduates will be able to:

**PO1**: Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO2: Problem analysis: Identify, formulate, review research literature, and analyze complexengineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

**PO3**: **Design/development of solutions**: Design solutions for complex engineering problems anddesign system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

**PO4**: Conduct investigations of complex problems: Use research-based knowledge and researchmethods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

**PO5**: **Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modernengineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

**PO6**: The engineer and society: Apply reasoning informed by the contextual knowledge to assessocietal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

**PO7**: Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO8: Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO9: Individual and team work: Function effectively as an individual, and as a member or leader indiverse teams, and in multidisciplinary settings.

PO10: Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO11 ;Project management and finance: Demonstrate knowledge and understanding of theengineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

**PO12: Life-long learning**: Recognize the need for, and have the preparation and ability to engage inindependent and life-long learning in the broadest context of technological change.



# K. S. INSTITUTE OF TECHNOLOGY

#14, Raghuvanahalli, Kanakapura Main Road, Bengaluru-5600109

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

| Name of the staff: 1      | or. B Sudarshan                           |                |                      |  |
|---------------------------|---|----------------|----------------------|--|
| Type: Core                |   | Course Code:18 | EC35                 |  |
|                           | No of Hours                               |                |                      |  |
| Theory<br>(Lecture Class) | Practical/Field<br>Work/Allied Activities | Total/Week     | Total teaching hours |  |
| 4                         | 0   | 4              |                      |  |
|                           | Mar                                       | ks             |                      |  |
| Internal Assessmen        | t Examination                             | Total          | Credits              |  |
| 40                        | 60  | 100            | 3                    |  |

- 1. Explain the basic sub systems of a computer, their organization, structure and operation.
- 2. Illustrate the concept of programs as sequences of machine instructions.
- 3. Demonstrate different ways of communicating with I/O devices
- 4. Describe memory hierarchy and concept of virtual memory.
- 5. Illustrate organization of simple pipelined processor and other computing systems.

### Course Learning Outcomes:

After completing the course, the students will be able to,

| _   |  |                |
|-----|--|----------------|
| CO1 | Categorize the operations of major subsystems of computer                                      | Analyzing (K4) |
| CO2 | Analyze different types of semiconductor memories and secondary memories.                      | Analyzing (K4) |
| CO3 | Analyze ALU and control unit operations.   | Analyzing (K4) |
| CO4 | Analyze the working of stacks, queues, subroutines and handling different types of interrupts. | Analyzing (K4) |
| CO5 | Apply the concepts of hardwired control and micro programmed control.                          | Applying (K3)  |
|     | Syllabus Content:  |                |

| Syllabus Content:  |          |
|--|----------|
| Module 1  Basic Structure of Computers: Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance – Processor Clock, Basic Performance Equation  Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing | CO1, CO3 |
| LO: At the end of this session the student will be able to,  |          |
| Explain the basic structure of a computer with its functions.  |          |
| <ol> <li>Explain machine instructions.</li> <li>Explain different types of operations and instructions.</li> </ol>   |          |

| Module 2:<br>Addressing Modes, Assembly Language, Basic Input and Output Operations,<br>Stacks and Queues, Subroutines, Additional Instructions   | CO3,CO4 |
|---|---------|
| <ul> <li>LO: At the end of this session the student will be able to,</li> <li>1. Explain the Addressing Modes.</li> <li>2. Explain Assembly language and its usage.</li> <li>3. Explain the usage of additional instructions using stacks and subroutines.</li> </ul> | 10 hrs. |

| Module 3:  |        |
|--|--------|
| Input/Output Organization: Accessing I/O Devices, Interrupts – Interrupt   |        |
| Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices,<br>Controlling Device Requests, Direct Memory Access | CO4    |
| LO: At the end of this session the student will be able to,  1. Explain different ways of accessing interrupts.              | 10 hrs |
| <ol> <li>Explain different ways of accessing I/O devices.</li> <li>Explain Direct Memory Access.</li> </ol>                  |        |

| 10/1 | 00 | ** 1 | 0 | /1 |  |
|------|----|------|---|----|--|
| M    | vu | uı   | C | •  |  |

Memory System: Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage-Magnetic Hard Disks

CO1,CO2 10 hrs

LO: At the end of this session the student will be able to,

- 1. Explain the basic concepts of memory system.
- 2. Explain the different types of semiconductor memories.
- 3. Explain different types of secondary storage memories.

### Module 5:

Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control, Microprogrammed Control

CO3,CO5

LO: At the end of this session the student will be able to,

- 1. Explain the fundamental concepts of basic processing unit.
- 2. Explain the simple processor organization based on hardwired control.
- 3. Explain simple processor organization based on micro programmed control.

#### Text Books:

Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5th Edition, Tata McGraw Hill, 2002.

### Reference Books:

- 1. David A. Patterson, John L. Hennessy: Computer Organization and Design The Hardware / Software Interface ARM Edition, 4th Edition, Elsevier, 2009.
- 2. William Stallings: Computer Organization & Architecture, 7th Edition, PHI, 2006.
- 3. Vincent P. Heuring & Harry F. Jordan: Computer Systems Design and Architecture, 2nd Edition, Pearson Education, 2004.

#### Assessment:

Type of test/examination: Written examination

Continuous Internal Evaluation(CIE): 40 marks (Average of all three tests will be considered)

Semester End Exam(SEE): 60 marks (students have to answer all main questions)

Test duration:

1:30 hr

Examination duration: 3 hrs

### CO - PO Mapping

PO1: Science and engineering

Knowledge

PO2: Problem Analysis

PO3: Design & Development

PO4:Investigations of Complex

Problems

PO5: Modern Tool Usage

PO6: Engineer & Society

PO7:Environment and Sustainability

PO8:Ethics

PO9:Individual & Team Work

PO10: Communication

PO11:Project Mngmt & Finance

PO12:Life long Learning

**PSO1:** Graduate should be able to understand the fundamentals in the field of Electronics Communication and apply the same to various areas like Signal processing, Embedded system Communication & Semiconductor technology.

PSO2: Graduate will demonstrate the ability to design, develop solutions for problems in Electronics & Communication Engineering using hardware and software tools with social concern

| CO   | P01 | PO2 | PO3 | P04  | P05 | P06         | P07 | P08  | P09 | PO10       | DO11 | 2010 | DCO1 | becon    |
|------|-----|-----|-----|------|-----|-------------|-----|------|-----|------------|------|------|------|----------|
| CO1  | 3   | 2   | 1   | -    | (4  | -           | -   | . 00 |     | F010       | P011 | P012 | P301 | .PS02    |
| CO2  | 3   | 2   | 1   | 1980 |     |             |     |      | -   | -          | -    | 1    | -    | -        |
|      |     |     |     |      | ( · | = -         | -   | -    |     | X <b>-</b> | :=:  | 1    | 1    | 1        |
| CO3  | 3   | 2   | 1   | 2    | •   | -           |     |      | •   | -          | -    | 1    | -    | <u> </u> |
| CO4  | 3   | 2   | 1   | ÷°   |     | -           | -   | -    |     |            | -    | - 1  | -    | -        |
| CO5  | 3   | 2   | 1   | ÷    | -   | 7. <b>-</b> |     |      |     |            | - 31 |      |      | -        |
| 18EC | 3   | 2   | 1   |      |     |             |     |      | -   | -          | •    | 1    | -    | -        |
| 35   | :5) | -   |     | -    |     | ::=         | •   | *    | +   |            | -    | 1    | 1    | 1        |

## JUSTIFICATION FOR CO-PO MAPPING

| <u>CO1</u> | PO1 (3) - Students will be able to categorize subsystems of a computer.  |
|------------|--|
|            | PO2 (2) – Students will be able to write simple assembly language instructions.  |
|            | PO3 (1) - Students will be able to design bigger systems using some basic knowledge.   |
|            | PO12 (1) - Students will be using computer systems entire life   |
| <u>CO2</u> | PO1 (3) – Students will be able to identify and learn the usage of different types of memory.  |
|            | PO2 (2) – Students will be able solve problems related to I/O mapping.   |
|            | PO3 (1) - Students will be able to design bigger systems using some basic knowledge.   |
|            | PO12 (1) – Students will be using I/O and memory entire life   |
|            | PSO1, PSO2 (1) - Students will be learning about semiconductor memories and so their knowledge is necessary while using hardware and software tools. |
| CO3        | PO1 (3) – Students will be able to analyze arithmetic and logical operations and timing signals.   |
|            | PO2 (2) – Students will be able to solve problems related to timing signals.   |
|            | PO3 (1) - Students will be able to design bigger systems using some basic knowledge.   |
|            | PO12 (1) – Students will be using computer functionalities entire life   |
| CO4        | PO1 (3) – Student will be able to understand and learn on accessing I/O devices.   |
|            | PO2 (2) – Students will be able to write simple assembly language instructions using subroutines.  |

|            | PO3 (1) - Students will be able to design bigger systems using some basic knowledge.  PO12 (2) - Students will be able to use the concept of interrupts |
|------------|---|
| <u>CO5</u> | PO1 (3) - Students will be able to compare between hardwired and microprogrammed control unit.  |
|            | PO2 (2) - Students will be able to decide when to use which type of control unit.   |
|            | PO3 (1) - Students will be able to design bigger systems using some basic knowledge.  |
|            | PO12 (1) – Students will be using computer systems and their control units entire life  |

Signature of staff

Signature of module coordinator

Signature of HOD



# K.S INSTITUT E OF TECHNOLOGY, Bengaluru-109 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

TENTATIVE CALENDAR OF EVENTS: ODD SEMESTER (2020-2021)

SESSION: SEP 2020 - JAN 2021

| Week |              |      |                |           | Day      |      |          | l v  | JAN 2021  |  |  |
|------|--------------|------|----------------|-----------|----------|------|----------|------|---|--|--|
| No.  | - Monta      | Moi  | Tue            | Wed       | Thu      | Fri  | Sat      | Days | Activities  | Department Activities Tontative Dates        |  |
| 1    | SEP          |      | 1.             | 2         | 3        | 4    | 5        | 5    | 1*-Commencement of<br>Higher Semester                 |  |  |
| 2    | SEP          | 7    | 8              | 9         | . 10     | 11   | 12       | 6    |   | 10 - Technical Talk IEEE, AS                 |  |
| 3    | SEP          | 14   | 15             | 16        | 市际       | 18   | 19       | 5    | 17- Mahalaya Amavasya                                 | 15- Engineers Day IREE<br>19 - Guest Lecture |  |
| 4    | SEP          | 21   | 22             | 23        | 24       | 25   | 26<br>TA | 6    |   | 21 - Technical Talk<br>23 - Valedictory IEEE |  |
| 5    | SEP /<br>OCT | 28 T | 29 TI          | 30 T1     | 1        | an . | 3        | 5    | 2- Mahatma Gandhi<br>Jayanthi                         | 25 · Valenctory IEEE                         |  |
| 6    | ост          | 5    | 6<br><b>BV</b> | 7<br>ASD  | 8        | 9    | _10      | 6    | 5-10 First Feed Back                                  | 5 - IEEE Day<br>10 - Guest Lecture           |  |
| 7    | ост          | 12   | 13             | 14        | 15       | 16   | 10 A     | 5    |   | 15 - Tachnical Talk                          |  |
| 8    | ост          | 19   | 20             | 21        | 22       | 23   | 24       | 6    | 24 Monday Time table                                  | 19 - Tachnical Talk<br>20 - Technical Talk   |  |
| 9    | OCT          | 20 重 | 27             | 28        | 29       |      | late!    | 3    | 26- Vijayadashami<br>30- Eid-Milad                    | 20 · rectifical faik                         |  |
| 10   | NOV          | 2    | 3              | 4         | 5        | 6    | 7TA      | 6    | 31- Maharishi Valmiki<br>7-Wednesday Time Table       |  |  |
| 11   | NOV          | 9    | 10             | 11        | 12       | 13   |          | 5    | i P   | 12 - Technical Talk                          |  |
| 12   | NOV          |      | 17<br>T2       | 18<br>T2  | 19<br>T2 | 20   | 21       | 5    | 16 - Balipadyami Deepavalli<br>18-21 Second Feed Back | 20 - Simulation                              |  |
| 13   | Nov          | 23   | 24<br>BV       | 25<br>ASD | 26       | 27   |          | 5    | 21- Friday Time Table                                 |  |  |
| 14   | NOV<br>/DEC  | 30   | 1              | 2         |          | 4    | 5        | 5    | 3- Kanakadasa Jayanti                                 | h e  |  |
| 15   | DEC          | 7    | 8              | 9         | 10       | 11.  |          | 5    | 5- Monday Time Table                                  |  |  |
| 16   | DEC          | 14   | 15             | 16        | 17       | 18   | 19       | -    | 10. Monday W  |  |  |
| 7    | DEC          | 21   | 22             | 23        | 24       | 7    |          |      | 19- Monday Time Table  25- Christmas                  |  |  |
| 8    | DEC/JAN      | 28   | 29             | 30        | 31       | 1TA  | 2        |      | 2- Tuesday Time Table                                 |  |  |
| 9    | JAN          | 4LT  | 5LT            | 6LT       | 7LT      | 8    |          | 5    | Table   |  |  |
| 0    | JAN          | 11T3 | 12T3           | 13T3      |          | 15   | 16       | 5 1  | 4- Makara Sankranthi                                  | # T  |  |
| 7    | X            | 6.7  | -              | Tes       | al No of | W    |          | 1    | 6* -Last Working Day                                  | 80 1 1 1 1 1                                 |  |

Total Number of working days ( Excluding holidays and Tests)=87

| H                | Holiday                        |
|------------------|--------------------------------|
| BV               | Blue Book Verification         |
| T1,<br>T2,<br>T3 | Tests 1,2, 3                   |
| ASD              | Attendance & Sessional Display |
| DH               | Declared Holiday               |
| LT               | Lab Test                       |
| TA               | Test attendance                |

| Monday    | 16 |   |
|-----------|----|---|
| Tuesday   | 16 |   |
| Wednesday | 16 |   |
| Thursday  | 16 | _ |
| Friday    | 17 | _ |
| Saturday  | 6  | - |
| Total     | 87 |   |

30/11/2020



## **≫** K. S INSTITUTE OF TECHNOLOGY, BENGALURU-560109

TENTATIVE CALENDAR OF EVENTS: ODD SEMESTER (2020-2021)
SESSION: SEP 2020 - JAN 2021

| Week | Month        | _              |        | D     | Dny       |         |                 | 1             |   |
|------|--------------|----------------|--------|-------|-----------|---------|-----------------|---------------|---|
| No.  | William      | Mon            | Tue    | Wed   | Thu       | Frl     | Sat             | Days          | Activities  |
| 1    | SEP          |                | 1*     | 2     | 3         | 4       | 5               | 5             | 1*-Commencement of Higher Semester                                  |
| 2    | SEP          | 7              | 8      | 9     | 10        | 11      | 12              | 6             |   |
| 3    | SEP          | 14             | 15     | 16    | j(7)#C    | 18      | 19              | 5             | 17- Mahalaya Amavasya   |
| 4    | SEP          | 21             | 22     | 23    | 24        | 25      | 26TA            | 6             |   |
| 5    | SEP /<br>OCT | 28 T1          | 29 T1  | 30 T1 | 1         | jen-    | 3               | 5             | 2- Mahatma Gandhi Jayanthi  |
| 6    | ост          | 5.             | 6BV    | 7ASD  | 8         | 9       | 10              | 6             | 5-10 First Feed Back  |
| .7   | ОСТ          | 12             | 13     | 14    | 15        | 16      | 17115           | 5             |   |
| 8    | ОСТ          | 19             | 20     | . 21  | 22        | 23      | 24              | .6            | 24 - Monday Time Table  |
| 9    | ост          | (400)<br>(400) | 27     | 28    | 29        | 300 141 | 1.79            | 3             | 26- Vijayadashami<br>30- Eid-Milad<br>31- Maharishi Valmiki Jayanti |
| 10   | NOV          | 2              | 3      | 4     | 5         | 6       | 7 TA            | 6             | 7 - Wednesday Time Table  |
| 11   | NOV          | 9              | 10-    | 11    | 12        | 13      | IA DL           | 5             | · ·   |
| 12   | NOV          | 1/6/11         | 17 T2  | 18 T2 | 19 T2     | 20      | 21              | 5             | 16 - Balipadyami Deepavalli<br>18 - 21 Second Feed Back             |
| 13   | NOV          | 23 -           | 24BV   | 25ASD | 26        | 27      | 28 D#           | 5             | 21 - Friday Time Table  |
| 14   | /DEC         | 30             | ľ      | 2     |           | 4       | 5               | 5             | 3- Kanakadasa Jayanti   |
| 15   | DEC          | 7              | 8      | 9     | 10        | 11      | 12 ibi.;        | 5             | 5 - Monday Time Table   |
| 16   | DEC          | 14             | 15     | 16    | 17        | 18      | 19              | $\rightarrow$ | 19. Monday T'   |
| 17   | DEC          | 21             | 22     | 23    | 24        | A SIDI  | 26 DIST         |               | 19- Monday Time Table<br>25-Christmas                               |
| 18   | DEC/<br>JAN  | 28             | 29     | 30    | 31        | I TA    | 2               | -             |   |
| 19   | JAN          |                | SILITO | our i | Zim.      | 8       | 9. <b>01</b> 4. | 5             | 2Thursday Time Table  |
| 20   | JAN          | 11 T3          | 12 T3  | 13 T3 | et gel it | 15      | 16 •            | 5 1           | 4- Makara sankaranthi   |
|      |              |                |        |       | Total     | Noof    | Vorking I       | 101           | 6. 1 11   |

Total Number of working days ( Excluding holidays and Tests)=87

| Н         | Holiday                           |  |  |  |
|-----------|-----------------------------------|--|--|--|
| Bv        | Blue Book<br>Verification         |  |  |  |
| T1,T2, T3 | Tests 1,2, 3                      |  |  |  |
| ASD       | Attendance &<br>Sessional Display |  |  |  |
| DH        | Declared Holiday                  |  |  |  |
| LT        | Lab Test                          |  |  |  |
| TA        | Test attendance                   |  |  |  |

| Monday    | 16 |
|-----------|----|
| Tuesday   | 16 |
| Wednesday | 16 |
| Thursday  | 16 |
| Friday    | 17 |
| Saturday  | 6  |
| Total     | 87 |

PRINCIPAL

K.S. INSTITUTE OF TECHNOLOGY

BENGALURU - 560 109.



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -109 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING INDIVIDUAL TIME TABLE FOR THE YEAR - 2020 (ODD SEMESTER)

W.E.F.: 1/9/2020

NAME OF THE FACULTY: Dr. B. SUDHARSHAN

DESIGNATION: PROFESSOR

|             | , ,                    | 7: Dr. B. SUDH         |                      | 3                    | 4                        | 1.15 PM  | 5                  | 6                                    |
|-------------|------------------------|------------------------|----------------------|----------------------|--------------------------|----------|--------------------|--------------------------------------|
| TIME<br>DAY | 9.00 AM<br>10.00 AM    | 10.00 AM<br>11.00 AM   | 11.00 AM<br>11.15 AM | 11.15 AM<br>12.15 PM | 12.15 PM<br>1.15 PM      | 1.45 PM  | 1.45 PM<br>2.45 PM | 2.45 PM<br>3.45 PM                   |
| MON         | 10.00 A.11             |                        |                      |                      |                          | L<br>U   |                    | PEDAGOGY<br>CO & A - A<br>(18EC35) - |
| TUE         | CO & A - B<br>(18EC35) |                        | E A                  |                      |                          | , C<br>H |                    | CO & A - B<br>(18EC35)               |
| WED         |                        | CO & A - A<br>(18EC35) | B<br>R               |                      |                          | В        |                    | D LAB<br>ECL38)                      |
| THU         | CO & A - B<br>(18EC35) |                        | E A                  |                      | CO & A - A<br>(18EC35)   | R<br>E   |                    |                                      |
| FRI         |                        | CO & A - B<br>(18EC35) | ik                   |                      | CO & A - A<br>(18EC35)   | k .      |                    |                                      |
| SAT         | <del></del>            |                        |                      |                      | /ORK PHASE - I<br>ECP78) |          |                    |                                      |

| Water of all |              | Subject Name                                | Sem | Section | Work Load |
|--------------|--------------|---|-----|---------|-----------|
|              | Subject Code |   | III | A&B     | 8         |
| Subject 1    | 18EC35       | Computer Organization & Architecture        | *** | A 6-10  | 0         |
| Lab -1       | 18ECL38      | Digital System Design Laboratory            | 111 | A&B     |           |
| TE-MINE S    | 17ECP78      | Project Work Phase-I + Project work Seminar | VII |         | 1 2       |
| Project      | 1,250,74     | AND OTHERS                                  |     |         |           |

ADDITIONAL WORK: MENTORING AND OTHERS

TOTAL LOAD = 19 Hrs/Week

Time Table Co-ordinator

нови

Principal



### K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -109 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING III SEMESTER TIME TABLE FOR THE YEAR 2020 (ODD SEMESTER)

W.E.F.: 1/9/2020

ONLINE TIME TABLE

| SEC : 'B'   |                     | post Stylena i magazina   |                      | ONLINE TI                 | ME TABLE            | CLASS TEACHER: Mrs. PRAGATI. P |                          |   |  |
|-------------|---------------------|---------------------------|----------------------|---------------------------|---------------------|--------------------------------|--------------------------|---|--|
| TIME<br>DAY | 9,00.AM<br>10.00.AM | 2<br>10.00 AM<br>11.00 AM | 11.00 AM<br>11.30 AM | 3<br>11.30 AM<br>12.30 PM | 12.30 PM<br>1.30 PM | 1.30 PM<br>2.00 PM             | 2.00 PM                  | 6<br>3.00 PM  |  |
| MON         | DSD<br>(18EC34)     | PE&I<br>(18EC36)          |                      | MATHS<br>(18MAT31)        | NT<br>(18EC32)      | L                              | PEDAGOGY (DSD)           | 4.00 PM Vyavaharika Kannac (18KVK39/49) Aadalitha Kannada |  |
| TUE         | CO&A<br>(18EC35)    | ED<br>(18EC33)            | .Bi                  | MATHS                     | NT                  | U<br>N                         |                          | (18KAK39/49)  |  |
| WED         | ED<br>(18EC33)      | NT<br>(18EC32)            | R E                  | (18MAT31)<br>MATHS        | (18EC32)<br>DSD     | С                              |                          | EMENT -   |  |
| THU         | CO&A<br>(18EC35)    | PE&I<br>(18EC36)          | A. L                 | (18MAT31)<br>MATHS        | (18EC34)<br>ED      | B<br>R                         |                          | 3(18ECL38)  |  |
| FRI         | NT<br>(18EC32)      | CO&A (18EC35)             |                      | (18MAT31)<br>DSD          | (18EC33 )<br>PE&1   | E<br>A                         |                          | 3(18ECL37)  |  |
| SAT         | PE&I<br>(18EC36)    | DSD                       |                      | (18EC34)<br>ED            | (18EC36)<br>CO&A    | K                              | PEDAGOGY<br>(PE&I/ CO&A) | DIP MATHS<br>18MATDIP31                                   |  |
| 0.0         | b-Code              | (18EC34)                  | EUR DE LES           | (18EC33)                  | (18EC35)            |                                | PEDAGOGY (NT)            | PEDAGOGY<br>(ED)  |  |

| 18MATDIP31 | Additional Mathematics - I   | Faculty Name   |
|------------|--|--|
| 18MAT31    | Transform Calculus Fourier C   | racury realite   |
| 18EC32     | Transform Calculus, Fourier Series and Numerical Techniques Network Theory       | Mr. Venkataramana                                      |
| 8EC33      | Electronic Devices   | Mrs. Pragati. P  |
| 8EC34      | Digital System Design  | Mrs. Sahana Salagare                                   |
| 8EC35      |  | Mr. B.R.Santhosh Kumar                                 |
| 8EC36      | Computer Organization & Architecture Power Electronics & Instrumentation         | Dr. B.Sudharshan                                       |
| 8ECL37     | Electronic Devices & Instrumentation   | Mr. Christo Jain                                       |
| 8ECL38     | Electronic Devices & Instrumentation Laboratory  Digital System DesignLaboratory | Mrs. Pragati. P. Mrs. Sahana Salagare, Mr. ChristoJain |
| 8KVK39/49  | Vyavaharika Kannada (Kannada for communication)/                                 | Dr. B. Sudharshan, Mr. B. R. Santhosh Kuamr            |
| 8KAK39/49  | Aadalitha Kannada (Kannada for Administration)                                   | Mr. Thrimurthy   |

Time Table Co-ordinator

the transfer of the metago

r c - Estate of Tachmorey Lingaluru - 560 tosi

Principal PRINCIPAL

K.S. INSTITUTE OF TECHNOLOGY BENGALURU - 560 109



### K.S. INSTITUTE OF TECHNOLOGY, BANGALORE -109 DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING III SEMESTER TIME TABLE FOR THE YEAR 2020 (ODD SEMESTER)

W.E.F.: 1/9/2020

ONLINE TIME TABLE

CLASS TEACHER: Mrs. SAHANA SALAGARE

SEC: 'A'

| JEC. A      |                     | The state of the s | Vien        | man and a second section of the | a premius programme and a second |             | Harry Co. Michella Co. America   | The state of the s |
|-------------|---------------------|--|-------------|---------------------------------|----------------------------------|-------------|--|--|
| PERIOD      | 1<br>1              | 2<br>10.00 AM  | 11.00 AM    | 3<br>11.30 AM                   | 12.30 PM                         | 1.30 PM     | 2.00 PM  | 3.00 PM  |
| TIME<br>DAY | 9.00 AM<br>10.00 AM | 11.00 AM   | 11.30 AM    | 12.30 PM                        | 1.30 PM                          | 2.00 PM     | 3.00 PM  | 4.00 PM  |
| MON         | NT<br>(18EC32)      | ED<br>(18EC33)   |             | MATHS<br>(18MAT31)              | DSD<br>(18EC34)                  | L<br>Ü      | Vyavaharika Kannada<br>(18KVK39/49)<br>Aadalitha Kannada<br>(18KAK39/49) | PEDAGOGY<br>((PE&I/ CO&A))   |
| TUE         | NT<br>(18EC32)      | PE&I<br>(18EC36)   | <b>B</b> [  | MATHS<br>(18MAT31)              | ED<br>(18EC33)                   | N<br>C<br>H | PLACEM   | ENT  |
| WED         | DSD<br>(18EC34)     | CO&A<br>(18EC35)   | B<br>R<br>E | MATHS<br>(18MAT31)              | PE&I<br>(18EC36)                 | В           | ED&I LAB(  | 18ECL37)   |
| THU         | ED<br>(18EC33)      | DSD<br>(18EC34)  | , A<br>K    | MATHS<br>(18MAT31)              | CO&A<br>(18EC35)                 | R<br>E      | DSD LAB(   |  |
| FRI         | PE&I<br>(18EC36)    | ED<br>(18EC33)   |             | NT<br>(18EC32)                  | CO&A<br>(18EC35)                 | A<br>K      | PEDAGOGY (DSD)   | DIP MATHS<br>18MATDIP31  |
| SAT         | CO&A<br>(18EC35)    | NT<br>(18EC32)   |             | PE&I<br>(18EC36)                | DSD<br>(18EC34)                  |             | PEDAGOGY (NT)  | PEDAGOGY (ED   |

| Sub-Code   | Subject Name  | Faculty Name   |
|------------|---|--|
| 8MATDIP31  | Additional Mathematics - I                                  |  |
| 8MAT31     | Transform Calculus, Fourier Series and Numerical Techniques | Mrs. Jalaja . P  |
| 8EC32      | Network Theory  | Mrs. Pragati. P  |
| 8EC33      | Electronic Devices  | Mrs. Sahana Salagare                                   |
| 8EC34      | Digital System Design                                       | Mr. B.R.Santhosh Kumar                                 |
| 8EC35      | Computer Organization & Architecture                        | Dr. B.Sudharshan                                       |
| 8EC36      | Power Electronics & Instrumentation                         | Mr. Christo Jain                                       |
| 8ECL37     | Electronic Devices & Instrumentation Laboratory             | Mrs. Pragati. P, Mrs. Sahana Salagare, Mr. ChristoJain |
| 8ECL38     | Digital System DesignLaboratory                             | Dr. B.Sudharshan, Mr. B. R. Santhosh Kuamr             |
| 8KVK39/49  | Vyavaharika Kannada (Kannada for communication)             | Mr. Thrimurthy   |
| 18KAK39/49 | Aadalitha Kannada (Kannada for Administration)              | 1 (m2/2/2010   |

Time Table Co-ordinator

HEAD OF THE OSPACIMENT airs of Fler and a salar close ingo E.S. his in the oracle stagy

Principal PRINCIPAL A.S. INSTITUTE OF TECHNOLOGY BENGALURU - 550 109.

Samely 550 199

|                               | B. E. (EC / TC) em(CBCS)andOutcomeBasedEdu III PRGANIZATION AND ARCHIT |            | TER - |
|-------------------------------|--|------------|-------|
| Course Code                   | 18EC35   | CIE Marks  | 40    |
| Number of Lecture Hours/Week  | 03   | SEE Marks  | 60    |
| Total Number of Lecture Hours | 40 (08Hours per Module)  | Exam Hours | 03    |

CREDITS-03

Course Learning Objectives: This course will enable students to:

- Explain the basic subsystems of a computer, their organization, structure and operation.
- Illustrate the concept of programs as sequences of machineinstructions.
- Demonstrate different ways of communicating with I/Odevices
- Describe memory hierarchy and concept of virtualmemory.
- Illustrate organization of simple pipelined processor and other computingsystems.

| Module 1   | RBT Level  |
|--|------------|
| Basic Structure of Computers: Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance – Processor Clock, Basic Performance Equation (upto 1.6.2 of Chap 1 of Text).  Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing (upto 2.4.6 of Chap 2 and 6.7.1 of Chap 6 of Text). | L1, L2, L3 |
| Module2  |            |
| Addressing Modes, Assembly Language, Basic Input and Output Operations, Stacks and Queues, Subroutines, Additional Instructions (from 2.4.7 of Chap 2, except 2.9.3, 2.11 & 2.12 of Text).   | L1, L2, L3 |
| Module3  |            |
| Input/Output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, EnablingandDisablingInterrupts, HandlingMultipleDevices, ControllingDeviceRequests, DirectMemoryAccess(upto4.2.4and4.4except4.4.1ofChap4ofText).  | L1, L2, L3 |
| Module4  |            |
| Memory System: Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage-Magnetic Hard Disks (5.1,5.2,5.2.1,5.2.2,5.2.3,5.3,5.5 (except 5.5.1 to 5.5.4), 5.7 (except 5.7.1), 5.9, 5.9.1 of Chap 5 of Text).  | L1, L2, L3 |
| Module5  |            |
| Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control, Microprogrammed Control (upto 7.5 except 7.5.1 to 7.5.6 of Chap 7 of Text).   | L1,L2, L3  |
| Course Outcomes: After studying this course students will be able to:  |            |

Course Outcomes: After studying this course, students will be able to:

- Categorize the operations of major subsystems of computer
- Analyze different types of semiconductor memories and secondary memories.
- Analyze ALU and control unit operations.
- Analyze the working of stacks, queues, subroutines and handling different types of interrupts.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions, each of the conducted for 100 marks with question paper containing 10 full questions and the conducted for 100 marks with question paper containing 10 full questions and the conducted for 100 marks with question paper containing 10 full questions and the conducted for 100 marks with question paper containing 10 full questions and the conducted for 100 marks with question paper containing 10 full questions and the conducted for 100 marks with question paper containing 10 full qu
- Each full question can have a maximum of 4 subquestions.
- The rewill be 2 full questions from each module covering all the topics of the module covering all the modul
- Students will have to answer 5 full questions, selecting one full question from each module and the selecting of the select
- $The total marks will be proportionally reduced \ to 60\ marks as SEE marks is 60.$

#### Text Book:

1. Carl Hamacher, ZvonkoVranesic, SafwatZaky: Computer Organization, 5th Edition, Tata McGraw Hill.

### Reference Books:

- 1. David A. Patterson, John L. Hennessy: Computer Organization and Design The Hardware / Software Interface ARM Edition, 4th Edition, Elsevier, 2009.
- WilliamStallings: ComputerOrganization&Architecture, 7th Edition, PHI, 2006.
- $3. \quad Vincent P. Heuring \& Harry F. Jordan: Computer Systems Design and Architecture, 2^{nd} Edition, Pearson and Pearson and$ Education, 2004.

### Web links and Video Lectures:

- https://www.classcentral.com/course/swayam-computer-organization-and-architecture-a-pedagogical-aspect-9824
- 2. https://online-learning.harvard.edu/course/computer-architecture-0



### K S INSTITUTE OF TECHNOLOGY BANGALORE

### DEPARTMENT OF ELECRONICS & COMMUNICATION ENGINEERING

NAME OF THE STAFF

: Dr. B Sudarshan

SUBJECT CODE/NAME

: 18EC35/COMPUTER ORGANIZATION AND ARCHITECTURE

SEMESTER/YEAR/SEC

: III / II/ A & B

ACADEMIC YEAR

: 2020-2021

| Sl.<br>No. | Topic to be covered  | Mode of<br>Delivery | Teaching<br>Aid | No. of<br>Periods | Cumulative<br>No. of Periods | Proposed<br>Date<br>A Section | Proposed<br>Date<br>B Section |
|------------|--|---------------------|-----------------|-------------------|------------------------------|-------------------------------|-------------------------------|
|            | MODULE 1: Basic Structur   | e of Compute        | ers, Machine In | nstructions a     | and Programs                 |                               |                               |
| 1          | Basic Structure of Computers: Computer Types, Functional Units, Booting process  | L+D                 | BB, LCD         | 1                 | 1                            | 2/9/20                        | 1/9/20                        |
| 2          | Basic Operational Concepts, Bus Structures                                       | L+D                 | BB              | 1                 | 2                            | 3/9/20                        | 2/0/20                        |
| 3          | Software, Performance – Processor Clock  | L+D                 | BB              | 1                 | 3                            |                               | 3/9/20                        |
| 4          | Basic Performance Equation   | L+D                 | BB              | 1                 | 4                            | 4/9/20                        | 4/9/20                        |
| 5          | Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters | L+D                 | ВВ              | 1                 | 5                            | 5/9/20<br>9/9/20              | 5/9/20<br>8/9/20              |
| 6          | Memory Location and Addresses, Memory Operations                                 | L+D                 | BB              | 1                 | 6                            | 10/9/20                       | 10/9/20                       |
| 7          | Instructions and Instruction Sequencing  | L+D                 | BB              | 1                 | 7                            | 11/9/20                       | 11/0/20                       |
| 8          | IEEE standard for Floating point Numbers   | L+D                 | BB              | 1                 | 8                            |                               | 11/9/20                       |
| 9          | Writing simple machine instruction   | L+D                 | BB              | 1                 | 9                            | 12/9/20                       | 12/9/20                       |
| 10         | Branching and condistion codes   | L+D                 | BB              | ì                 | 10                           | 16/9/20<br>18/9/20            | 15/9/20                       |

|    | MOI  | DULE 2: Ac | ldressing Mo | des |    |                    |           |
|----|--|------------|--------------|-----|----|--------------------|-----------|
| 11 | Addressing Modes   | L+ D       | BB           |     |    |                    |           |
| 12 | Addressing Modes   | L+D        |              | 1   | 11 | 19/9/20            | 19/9/20   |
| 13 | Assembly Language  | L+D        | BB           | 1   | 12 | 23/9/20            | 22/9/20   |
| 14 | Basic Input and Output Operations  | L+D        | BB           | I   | 13 | 24/9/20            | 24/9/20   |
| 15 | Basic Input and Output Operations  | L+D        | BB           | 11  | 14 | 25/9/20            | 25/9/20   |
| 16 | Stacks and Queues  | L+D<br>L+D | BB           | 1   | 15 | 26/9/20            | 26/9/20   |
| 17 | Subroutines  | L+D<br>L+D | BB           | 1   | 16 | 01/10/20           | 01/10/20  |
| 18 | Suroutines – parameter passing using stack                               | L+D<br>L+D | BB           | 1   | 17 | 03/10/20           | 03/10/20  |
| 19 | Additional Instructions-Logical-shift, Rotate                            | L+D        | BB           | 1   | 18 | 07/10/20           | 06/10/20  |
|    | & multiply/division instructions   | L+D        | ВВ           | 1   | 19 | 08/10/20           | 08/10/20  |
| 20 | Solving problems on machine instructions with different addressing modes | L+D        | ВВ           | 1   | 20 | 09/10/20           | 09/10/20  |
| 21 | Input/Output Organization: Accessing I/O Devices                         | L+D        | BB           | 1   | 21 | 10/10/20           | 10/10/20  |
|    | Interrupts - Interrupt Hardware  | L+D        | BB           | 1   |    | 20,000,000,000,000 | Machine 1 |
| 23 | Interrupts - Interrupt Hardware  | L+I        | BB           |     | 22 | 14/10/20           | 13/10/20  |
| 24 | Enabling and Disabling Interrupts  | L+D        | BB           | •   | 23 | 15/10/20           | 15/10/20  |
| 25 | Handling Multiple Devices  | L+D        | BB           | 1   | 24 | 16/10/20           | 16/10/20  |
| 26 | Handling Multiple Devices  | L+D        | BB           | 1   | 25 | 17/10/20           | 17/10/20  |
| 27 | Controlling Device Requests  | L+D        | BB           | 1 1 | 26 | 21/10/20           | 20/10/20  |
| 28 | Controlling Device Requests  | L+D        | BB           | 1 1 | 27 | 22/10/20           | 22/10/20  |
| 29 | Direct Memory Access   | L+D        | BB           | 1 1 | 28 | 23/10/20           | 23/10/20  |
| 30 | Direct Memory Access   | L+D        | BB           | 1 1 | 29 | 24/10/20           | 24/10/20  |
|    |  |            |              | 1   | 30 | 28/10/20           | 27/10/20  |
| 31 | Basic Concepts   |            | emory Systen | 1   |    |                    |           |
|    | S :  | L+D        | BB           | 1   | 31 | 29/10/20           | 29/10/20  |
| 32 | organization of memory chips   | L+D        | ВВ           | 1   | 32 | 5/11/20            | 5/11/20   |
|    | Static memories  |            |              | 1   |    |                    | 211120    |

| 34       | Asynchronous DRAMs                      | L+D         |                 |       |    |          |   |
|----------|---|-------------|-----------------|-------|----|----------|---|
| 35       | Read Only Memories                      |             | BB              | 1     | 34 | 7/11/20  | 7/11/20                                   |
| 36       | Cache Memories                          | L+D         | BB              | 1     | 35 | 11/11/20 | 10/11/20                                  |
| 37       | Virtual Memories                        | L+D         | BB              | 1     | 36 | 12/11/20 | 12/11/20                                  |
| 38       | Secondary storage magnetic hard disks   | L+D         | BB              | 1     | 37 | 13/11/20 | 13/11/20                                  |
| 39       | Videos on hard disks and its parts      | L+D         | BB              | 1     | 38 | 14/11/20 | 14/11/20                                  |
| 40       | Videos on hard disks and its parts      | L+I         | LCD             | 1     | 39 | 18/11/20 |   |
|          | videos on hard disks and its parts      | L+D         | BB              | 1     | 40 | 19/11/20 | 17/11/20                                  |
|          | MODU                                    | JLE 5: Basi | ic Processing 1 | Unit  |    |          |   |
|          | MODU                                    | JLE 5: Basi | ic Processing 1 | Unit  |    |          |   |
| 41       | Basic Processing Unit: Some fundamental | ₽           |                 |       |    |          |   |
|          | concepts                                | L+D         | BB              | 1.    | 41 | 20/11/20 | 20/11/2                                   |
| 42       | Execution of complete instruction       | L+D         | BB              | 1     |    |          | 20/11/2                                   |
| 43       | Multiple bus organization               | L+D         | BB              | 1     | 42 | 21/11/20 | 21/11/2                                   |
| 44       | Multiple bus organization               | L+D         |                 | 1     | 43 | 25/11/20 | 24/11/20                                  |
| 45       | Hardwired control                       | L+D         | BB              | 1     | 44 | 26/11/20 | 26/11/2                                   |
| 46       | Hardwired control                       | L+D<br>L+D  | BB              | 1     | 45 | 27/11/20 | 27/11/2                                   |
|          |   | LTD         | BB              | 1     | 46 | 28/11/20 |   |
| 47       | Microprogrammed control                 | LID         | D.D.            |       |    | 20/11/20 | 28/11/20                                  |
| 47<br>48 | Microprogrammed control                 | L+D         | BB              | i     | 47 | 2/12/20  | 110000000000000000000000000000000000000   |
| 48       | Microprogrammed control                 | L+D         | BB              | 1 1   |    |          | 1/12/20                                   |
|          |   |             |                 | 1 1 1 | 47 | 2/12/20  | 28/11/20<br>1/12/20<br>4/12/20<br>5/12/20 |

Signature of Course Incharge

Signature of Module Coordinator

Signature of HO



### K S INSTITUTE OF TECHNOLOGY, Bangalore

# DEPARTMENT OF ELECTRONICS AMD COMMUNICATION ENGINEERING ASSIGNMENT QUESTIONS

| Academic Year          | 2020-21           |                 |                 |
|------------------------|-------------------|-----------------|-----------------|
| Batch                  | 2019-23           |                 |                 |
| Year/Semester/section  | 2/3/A & B         |                 |                 |
| Course Code-Title      | 18EC35-Computer C | Organization ar | nd Architecture |
| Name of the Instructor | Dr. B Sudarshan   | Dept            | EC              |

|       |   | marks:10<br>of Submission: 2.10.2020 | )   |       |
|-------|---|--------------------------------------|-----|-------|
| SI.No | Assignment Questions  | K Level                              | CO  | Marks |
| 1.    | Identify different types of computer & their features.  | Applying-K3                          | COI | 1     |
| 2.    | Make use of a neat block diagram, explain the basic functional blocks of a computer?  | Applying-K3                          | CO1 | 1     |
| 3.    | Obtain single precision & double precision IEEE floating point representation of number 85.125.   | Applying-K3                          | CO1 | 1     |
| 4.    | Make use of examples to Illustrate Instruction and instruction sequencing.  | Applying-K3                          | CO1 | 1     |
| 5.    | Make use of examples to Explain byte addressing, big endian and little endian assignment  | Applying-K3                          | COI | 1     |
| 6.    | <b>Identify</b> the parameters and their relative values for the improvement of computer performance using performance equation of the processor. | Applying-K3                          | CO1 | 1     |
| 7.    | Make use of examples to explain different addressing modes.   | Applying-K3                          | CO2 | 1     |
| 8.    | Make use of examples to explain Assembler Directives.   | Applying-K3                          | CO2 | 1     |
| 9.    | <b>Develop</b> an assembly language program to add the scores of N students in each test and store it in memory location SUM1, SUM2, SUM3?        | Applying-K3                          | CO2 | 1     |
| 10.   | Make use of examples to explain use of decimal, binary and hexadecimal numbers in Instructions.   | Applying-K3                          | CO2 | 1     |

Course In charge



### K S INSTITUTE OF TECHNOLOGY, Bangalore

## DEPARTMENT OF ELECTRONICS AMD COMMUNICATION ENGINEERING

### ASSIGNMENT - 1 SCHEME

| Academic Year          | 2020-21           |                |                |
|------------------------|-------------------|----------------|----------------|
| Batch                  | 2019-23           |                |                |
| Year/Semester/section  | 2/3/A & B         |                |                |
| Course Code-Title      | 18EC35-Computer O | rganization ar | d Architecture |
| Name of the Instructor | Dr. B Sudarshan   | Dept           | EC             |

| Sl.No   | Assignment Questions  |
|---------|---|
| JII. 10 | 1 Personal Computers, 2., Notebook Computers  |
| 1.      | 3 Workstations 4 Enterprise Systems, 4a. Servers 4b. Supercomputers   |
|         | Explanation of above briefly.   |
|         | Figure showing below five functional units of computer.   |
| 2.      | 1. Input, 2, output, 3. Memory, 4. ALU, 5 Control   |
|         | Brief explanation of above units.   |
|         | (i) 85.125 in binary; floating point representation – single precision $85.125 = 1010101.001_{(2)} = 1.010101001x2^6$ , E = 6, so, E' = E+127 = 133 = 10000101 (8 bits) |
|         | $85.125 = 1010101.001_{(2)} = 1.010101001122$ , E = 0, so, E = E = 127 = 133 = 10000101 (0.00) $1.0101010101010101010101010101010101010$                                |
| 3.      | $= 0(S(+/-) -1bit) 10000101 (E'-8 bits) 01010100100(M-23 bits) = +1.01010100100 (23 bits) x 2^{6}$  |
|         | (ii) In double precision, E' = E+1023 = 6+1023 = 1029 = 1000 0000 101(11 bits)  |
|         | = 0(+) 10000000101(E'-11 bits) 01010100100(M-52 bits) = +1.01010100100 (52 bits) $\times 2^6$   |
|         | Computer must have instructions capable of performing 4 types of operations.  |
|         | <ul> <li>Data transfer between the memory and the registers</li> </ul>  |
|         | ALU operations on data  |
| 4.      | Program sequencing and control  |
|         | I.O transfers   |
|         | Explanation of a sequential execution of a program with example   |
|         | Le bete addressing successive addresses refer to successive byte locations in the memory.   |
|         | Byte locations have addresses 0,1,2,. So, a computer can access individual bytes stored in computer   |
|         | memory by using byte addresses.   |
| 5.      | While in word addressing either little endian or Big endian assignment is used.   |
| ٥.      | Rig andian: I ower byte address are used for the more significant bytes of the word   |
|         | Little endian: Lower byte address are used for the less significant bytes of the word   |
|         | Evamples  |
|         | T – Processor time required to execute a program that has been prepared in high-level language  |
|         | N – Number of actual machine language instructions needed to complete the execution (note: loop)  |
|         | S – Average number of basic steps needed to execute one machine instruction. Each step completes in one   |
|         | clock cycle   |
|         | R - Clock rate  |
|         | The program execution time T is given by $T = (NxS)/R$  |
| 6.      | Parameters, N, S & R are dependent on each other.   |
| 0.      | To achieve high performance, the computer designer must reduce the value of T which means reducing N  |
|         | & S. increasing R.  |
|         | The value of N is reduced if the source program is compiled into fewer machine instructions.  |
|         | The value of S is reduced in instruction have a smaller number of basic steps to perform.   |
|         | The value of R can be increased by using a higher frequency clock.  |
|         | Care has to be taken while modifying values since changes in the parameter may affect the other.  |
|         | List two possibilities for increasing the clock rate R.   |

|       | Name  | Assembler aymas  | Addressing function  |
|-------|---|--|--|
|       | Immediate   | #Value   | Operand - Value  |
|       | Register  | 197  | HA == R/   |
|       | Absolute (Direct)   | LOC  | BA = LOC   |
|       | Indirect  | (NO)   | EA = [R/]  |
|       | -   | (LOC)  | RA (LOC)   |
|       | - Index   | X(R/)  | HA (R/) + X  |
|       | Base with index   | (R/,R/)  | BA == (R/) + (R/)  |
|       | Base with index<br>and offset   | X(R1,R/)   | $\mathbf{HV} = \mathbf{H}(1) + \mathbf{H}(1) + \mathbf{X}$   |
|       | Relative  | X(PC)  | RA = IPCI + X  |
|       | Autoincrement   | (R/)+-   | RA — [R/];<br>lucrement R/   |
|       | Autodecrement   | (R/)   | Decrement RI;<br>EA (EI)   |
|       | EA = effective address<br>Value = a signed numb   | <b>3∞r</b>   | THE RESERVE OF THE PROPERTY OF |
|       | ASSEMBLER DIRECTIVES  |  |  |
|       | <ul> <li>These commands are not tr</li> <li>EQU informs the assembler</li> <li>Ex: SUM EQU 200; Inform</li> <li>ORIGIN tells the assembler</li> <li>Ex: ORIGIN 204; Instruct</li> </ul>   | anslated into machine opcode<br>about the value of an identif<br>ms assembler that the name<br>r about the starting-address of<br>the starting-address of the control of | er concerning the program being assembled<br>of in the object-program.<br>Her (Figure: 2.18).<br>SUM should be replaced by the value 200.<br>of memory-area to place the data block.<br>block at memory-locations starting from 204.   |
| -<br> | Ex: N DATAWORD 100;      RESERVE directive is used     Ex: NUM1 RESERVE 400      END directive tells the asse     RETURN directive identifies     Any statement that makes  | the assembler to load a value<br>Informs the assembler to load<br>to reserve a block of memory;<br>declares a memory-block of<br>mbler that this is the end of I<br>the point at which execution<br>instructions or data being p   | a into the location, I data 100 into the memory-location N(204).  400 bytes is to be reserved for data. The source-program text. I of the program should be terminated   |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | the assembler to load a value Informs the assembler to load to reserve a block of memory ;declares a memory-block of mbler that this is the end of to the point at which execution Instructions or data being p Move Clear Clear Clear Move Add  | #LIST.RO RI #LYST.RO RI #ACROD.RI  |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | the assembler to load a value Informs the assembler to load to reserve a block of memory ;declares a memory-block of mbler that this is the end of the sthe point at which execution Instructions or data being p Move Clear Clear Clear Move  | a into the location, I data 100 into the memory-location N(204).  400 bytes is to be reserved for data. The source-program text. To fithe program should be terminated. Ilaced in a memory-location may be given a to the address of that location.  #LIST.RO RI R2 R3 N.R4  |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | the assembler to load a value informs the assembler to load to reserve a block of memory; declares a memory-block of mbler that this is the end of the sthe point at which execution instructions or data being point at value equal of the point at which execution instructions or data being point in the point at which execution instructions or data being point in the point at which execution instructions or data being point in the point at which execution in the point in t             | #LYST.RO R1 R2 R3 N.R4 4(RO).R1 8(RO).R2 12(RO).R3 #16.RO  |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | the assembler to load a value informs the assembler to load to reserve a block of memory; declares a memory-block of mbler that this is the end of the sthe point at which execution instructions or data being post in assigned a value equal to the point at which execution instructions or data being post in assigned a value equal to the point at which execution instructions or data being post in assigned a value equal to the point at which execution in the point at which execution is assigned a value equal to the point at which execution is assigned a value equal to the point at which execution is assigned a value equal to the point at which execution is assigned a value equal to the point at which execution is assigned a value equal to the point at which execution is assigned a value equal to the point at which execution is as a subject to the point at which execution is as a subject to the point at which execution is as a subject to the point at which execution is as a subject to the point at which execution is as a subject to the point at which execution is as a subject to the point at which execution is a subject to the point a             | #LIST.RO R1 R2 R3 N.R4 4(RO).R1 8(RO).R3   |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | Move Clear Clear Clear Clear Clear Move Clear Add Add Add Add Add Add Decrement Branch>O Move  | #LIST:RO R1 R2 R3 N.R4 4(R0).R1 8(R0).R2 12(R0).R3 #16.R0 R1 R4 LOOP R1.SUM1   |
|       | Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUN Examples   | the assembler to load a value informs the assembler to load to reserve a block of memory; declares a memory-block of mbler that this is the end of the sthe point at which execution instructions or data being post of the point at which execution in the post of th             | #LIST:RO R1 R2 R3 N.R4 4(RO).R1 8(RO).R2 12(RO).R3 #16.RO R1 R2 R3 N.R4 LOOP R1.SUM1 R2,SUM2   |
|       | PATAWORD directive tells     Ex: N DATAWORD 100;     RESERVE directive is used     Ex: NUM1 RESERVE 400     END directive tells the asse     RETURN directive identifies     Any statement that makes label. The label(say N or NUMExamples   | Move Clear Clear Clear Clear Clear Clear Move Clear Move Clear Clear Move Move Move Move Move Move   | #LIST.RO RI ROD.RI ROD. |
|       | • DATAWORD directive tells Ex: N DATAWORD 100; • RESERVE directive is used Ex: NUM1 RESERVE 400 • END directive tells the asse • RETURN directive identifies • Any statement that makes label. The label(say N or NUM Examples  | Move Clear Clear Clear Clear Clear Clear Clear Clear Clear Move Move Move Move Move Move Move Move   | #LIST.RO RI ROD.RI ROD. |
|       | • DATAWORD directive tells Ex: N DATAWORD 100; • RESERVE directive is used Ex: NUM1 RESERVE 400 • END directive tells the asse • RETURN directive identifies • Any statement that makes label. The label(say N or NUM Examples  | Move Clear Move Clear Clear Clear Clear Clear Move Move Move Move Move Move Move Move  | #LIST.RO RI ROD.RI ROD. |
|       | • DATAWORD directive tells Ex: N DATAWORD 100; • RESERVE directive is used Ex: NUM1 RESERVE 400 • END directive tells the asse • RETURN directive identifies • Any statement that makes label. The label(say N or NUN Examples  Most assemblers allow numer For example, Consider a numl It can be given in following w | Move Clear Move Clear Clear Clear Clear Clear Move Move Move Move Move Move Move Move  | #LIST.RO R1 R2 R3 N.R4 4(RO).R1 8(RO).R2 12(RO).R3 #16.RO R4 LOOP R1,SUM1 R2,SUM2 R3,SUM3 Figure 2.14.   |

pu

Course In charge



# K S Institute of Technology, Bangalore DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ASSIGNMENT -2

| Academic Year          | 2020-21            |               |                |
|------------------------|--------------------|---------------|----------------|
| Batch                  | 2019-23            |               |                |
| Year/Semester/section  | 2/3/A & B          |               |                |
| Course Code-Title      | 18EC35-Computer Or | ganization an | d Architecture |
| Name of the Instructor | Dr. B Sudarshan    | Dept          | ECE            |

| Assi | gnment No: 2 Total marks: 10 e of Issue: 23.10.2020 Date of Submission   | : 6.11.2020 |     |           |
|------|--|-------------|-----|-----------|
| SI.  | Assignment Questions   | K Level     | co  | Mark<br>s |
| 1.   | <ul> <li>a. Develop an assembly language program to read a line of character and display it.</li> <li>b. Identify the differences between Stack and Queue with examples</li> </ul>   | Applying-K3 | CO2 | I         |
| 2.   | (i). Registers R1 and R2 of a computer contain the decimal values 1200 and 4600. Obtain the effective address of the memory operand in each of the following instructions  (a) Load 20(R1).R5 (b) Move #3000.R5 (c) Store R5,30(R1,R2) (d) Add -(R2).R5 (e) Subtract (R1)+.R5  (ii). Make use of examples to explain different types of shift and rotate operations with examples. | Applying-K3 | CO2 | 1         |
| 3.   | .(i) Make use of figures to explain the registers in keyboard and display interfaces  (ii) Identify the differences between Subroutine and Interrupt Service Routine.  | Applying-K3 | CO3 | 1         |
| 4.   | Identify the methods of enabling and disabling interrupts & also define Interrupts   | Applying-K3 | CO3 | 1         |
| 5.   | Identify the differences between Daisy Chain scheme with the scheme with combination of Daisy Chain, individual request and acknowledge lines for handling multiple interrupt requests.  | Applying-K3 | CO3 | 1         |
| 6.   | <ul><li>(i). What is interrupt nesting?</li><li>(ii). Make use of a neat block diagram to explain the implementation of Interrupt priority using individual request and acknowledge lines.</li></ul>   | Applying-K3 | CO3 | 1         |
| 7.   | <b>Develop</b> an Assembly language program to read an input line from the keyboard and store the characters in successive byte locations in the memory starting at location LINE.   | Applying-K3 | CO3 | 1         |
| 8.   | Make use of a neat diagram to explain DMA controller   | Applying-K3 | CO3 | ı         |
| 9.   | Make use of figure to explain memory access by the processor   | Applying-K3 | CO4 | l         |
| 10.  | Make use of a neat diagram to Illustrate the organization of 1Kx1 memory chip  | Applying-K3 | CO4 | 1         |

Course in charge


нов





# K S Institute of Technology, Bangalore DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ASSIGNMENT-2-Answer Keys

| Academic Year          | 2020-21            |                |                |
|------------------------|--------------------|----------------|----------------|
| Batch                  | 2019-23            |                |                |
| Year/Semester/section  | 2/3/A & B          |                |                |
| Course Code-Title      | 18EC35-Computer Of | rganization an | d Architecture |
| Name of the Instructor | Dr. B Sudarshan    | Dept           | EC             |

| Sl.No |   |              |                     |   | Answer keys   |
|-------|---|--------------|---------------------|---|---|
|       | a.  | Develop a    | n assembly lan      | guage program to rea  | nd a line of character and display it.  |
|       |   |              | Movo                | #LOC,RU   | Initialize pointer register R0 to point to the address of the first location in memory where the characters are to be stored. |
|       | R   | READ         | TestBit             | #3,INSTATUS   | Wait for a character to be entered  |
|       |   |              | Branch=0            | READ  | in the keyboard buffer DATAIN.  |
|       |   |              | MoveByte            | DATAIN,(RO)   | Transfer the character from DATAIN into<br>the memory (this clears SIN to 0).   |
|       |   | ECHO         | TestBit<br>Branch=0 | #3,OUTSTATU<br>ECHO   | S Wait for the display to become ready.   |
|       |   |              | MoveByte            | (R0),DATAOUT  | buffer register (this clears SOUT to 0).  |
|       |   |              | Comparc             | #CR,(R0)  | Chock if the character just read is CR  |
|       |   |              | Branch ≠0           | READ  | (carriage return). If it is not CR, then<br>branch back and read another character.   |
|       |   |              |                     |   | Also, increment the pointer to store the next character.  |
| ı.    | b. I  | dentify th   | e differences b     | etween Stack and Qu   |   |
|       |   | One e        |                     | while other   | Queue Both ends of queues move to higher  |
|       |   | end ri       | ses and fa          | lls as data   | addresses as data is pushed and   |
|       |   | are pu       | ushed and           | popped.   | popped.   |
|       |   | point        | to the top          | is needed to of the stack   | Two pointers are needed to keep track of two ends of the queue.   |
|       |   |              |                     | ust be taken  | Queue would continuously move   |
| 1     | to see to it that nothing is pushed into a stack which is                 |              |                     | through the memory of the computer in the direction of higher addresses. This |   |
|       |   | full an      | d nothing           | is popped   | can be limited by using a circular  |
| 1     |   | out fro      | om the sta          | ck which is   | buffer. Let us assume that memory   |
| 1     |   | empty        | •                   |   | addresses from BEGINNING to FND are   |
|       |   |              |                     |   | assigned to the queue. The first entry  |
| - 1   |   |              |                     |   | in the queue is entered into<br>BEGINNING and successive entries are  |
|       |   |              |                     |   | appended at higher addresses. By the  |
| - 1   |   |              |                     |   | time queue reaches END, space would   |
|       |   |              |                     |   | be created in the beginning So back   |
|       |   |              |                     | 1   | pointer is reset to BEGINNING and the   |
|       | (i). R  | egisters R I | and R2 of a c       | Omputer contain the   | process continues.  |
| 1     | the me  | emory oper   | rand in each of     | the following instruc   | decimal values 1200 and 4600. Obtain the effective address o  |
|       | (   | u) Loa       | d 20(R              |   | Acona   |
|       | (   | b) Mov       |                     |   |   |
|       | - 10  | c) Stor      |                     | (R1,R2)   |   |
| - 1   | - 65  | d) Add       | (=                  |   |   |
| 1     |   |              | tract (R1)-         | -,R5  |   |
|       | MOM   | 20(K1), F    | CEA = 20+[]         | [3] = 20 + 1200 = 122   | 0   |
| 1     | MOVE #3000, R1 E A = 3000<br>STORE R5, 30(R1,R2) E A = 30+{R1]+[R2] = 30+ |              |                     | 0. (0.1)  |   |
|       | YDD   | (D2) D5      | $CI,KZ) \to A = 3$  | $0+\{R1]+[R2] = 30+1$   | 200+4600 = 5830   |
| 1     | - עער   | (K2), K5 I   | 2A = 4600-1 =       | 4599  |   |
| 5     | OBL   | KACT (R)     | )+, R5 E A = 1      | 200   |   |
|       | (II). M   | lake use of  | rexamples to e      | xplain different types  | of shift and rotate operations with examples.   |
|       | explan  | ation of L   | ogical Shift, A     | rithmatic shift(left ar   | of shift and rotate operations with examples.  and Right), Rotate & Rotate with & without carry(left & Right)                 |
|       | (i) Ma  | ike use of   | figures to aval     | ata di .  | eyboard and display interfaces  |







do

Course In charge



# K S Institute of Technology, Bangalore DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ASSIGNMENT - 3

|                        | 2020-21            |                  |             |
|------------------------|--------------------|------------------|-------------|
| Bardemic Year          | 2019-23            |                  |             |
| Year/Semester/section  | 2/3/A & B          |                  |             |
| Course Code-Title      | 18EC35-Computer Or | ganization and A | rchitecture |
| Name of the Instructor | Dr. B Sudarshan    | Dept             | ECE         |


| Assignment No: 3 Total marks: 10 |  | Commercial designation |     |           |  |  |
|----------------------------------|--|------------------------|-----|-----------|--|--|
| Dat                              | Date of Issue: 30.10.2020 Date of Submission: 20.12.2020   |                        |     |           |  |  |
| SI.<br>No                        | Assignment Questions   | K Level                | co  | Mark<br>s |  |  |
| 1.                               | Make use of a neat diagram & explain the working of CMOS memory cell   | Applying-K3            | CO4 | 1         |  |  |
| 2.                               | Analyze different types of ROMs  | Applying-K3            | CO4 | 1         |  |  |
| 3.                               | Make use of figure & explain the principle of working of magnetic disk.  | Analyzing-K4           | CO4 | 1 -       |  |  |
| 4.                               | Identify and explain RAID levels of RAID Disk Arrays   | Applying-K3            | CO4 | 1         |  |  |
| 5.                               | Make use of figure & explain the single bus organization of data path inside a processor   | Applying-K3            | CO5 | 1         |  |  |
| 6.                               | Make use of figure & explain the implementation of 1 bit register.   | Applying-K3            | CO5 | 1         |  |  |
| 7.                               | Construct the sequence of operations and timing diagram for the instruction MOV (R1), R2   | Applying-K3            | CO5 | 1         |  |  |
| 8.                               | <ul> <li>a. Make use of figure &amp; explain multiple bus organization of CPU.</li> <li>b. Construct the control sequence for the instruction Add R4, R5, R6 for the multiple bus organization.</li> </ul> | Applying-K3            | CO5 | 1         |  |  |
| 9.                               | Make use of figure & explain the organization of control unit for unconditional branch instruction   | Applying-K3            | CO5 | 1         |  |  |
| 10.                              | Make use of figure & explain Hardwired Control Unit Organization in a processing unit.   | Applying-K3            | CO5 | 1 ,       |  |  |


Course in charge



# K S Institute of Technology, Bangalore DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ASSIGNMENT – 3 Answer Keys

| Academic Year          | 2020-21                                       |      |    |  |
|------------------------|---|------|----|--|
| Batch                  | 2019-23                                       |      |    |  |
| Year/Semester/section  | n 2/3/A & B                                   |      |    |  |
| Course Code-Title      | 18EC35-Computer Organization and Architecture |      |    |  |
| Name of the Instructor | Dr. B Sudarshan                               | Dept | EC |  |





4. Identify and explain RAID levels of RAID Disk Arrays

RAID stands for Redundant Array of Inexpensive Disks. It is a storage system based on multiple disks proposed by University of California-Berkeley.

It has six different configurations known as RAID levels.

RAID 0 is the basic configuration to enhance performance

o In RAID 0 configuration a single large file is broken up into smaller pieces and are stored on different disks. This is called as data striping.

o All disks can deliver their data in parallel.

5.

o The total transfer time of the file is equal to the transfer time that would be required in a single disk system divided by the number of disks used in the array.

o As each disk operates independently, access times vary and buffering of accessed pieces of data is needed so that the complete file can be reassembled.

RAID 1 is intended to provide better reliability by storing identical copies of data on two disks rather than just one. If one disk drive fails, the other one can be used. This is however costly because of duplication.

RAID 2, RAID 3, RAID 4 levels achieve increased reliability through various parity checking schemes without duplication.

RAID 5 also has parity based error recovery schemes but this information is distributed among all schemes.

Some hybrid arrangements are also available which are the combination of some of the above mentioned configurations.

Make use of figure & explain the single bus organization of data path inside a processor.

The figure below shows single bus organization of the data path inside a processor.

The data and address lines of external memory bus are connected to processor via MDR and MAR respectively.

MDR has two inputs and two outputs. It can receive inputs as well as send outputs on memory bus or internal processor bus.

The input of MAR is internal bus and output is external bus.

The control lines of the memory bus are connected to the instruction decoder and control logic block. This unit is responsible for issuing signals that control operations of all units.

The registers R0 to R(n-1) are general purpose registers. Their numbers vary from one processor to another processor.

There are some special purpose registers like index register and stack pointer. The registers Y, Z and Temp in the figure are used by processor for temporary storage during execution of some instruction. They are never used for storing data generated by one instruction for later use by another instruction.

The Multiplexer selects either the output of register Y or the constant value 4 to provide as input to the ALU. Constant 4 is used to increment the contents of program counter.

The instruction decoder and control logic unit is responsible for implementing the actions specified by the instructions loaded in the IR register.





Figure 7.1 Single-bus organization of the datapath inside a processor.

6. Make use of figure & explain the implementation of 1 bit register.

The implementation of one bit register Ri is shown in figure below.

- o A two input multiplexer is used to select the data applied to the input of edge triggered D flipflop.
- o When Rin is 1, mux selects data on the bus. This data will be loaded into the flip flop in the rising edge of the clock.
- o When Rin is 0, mux feeds back the value currently stored in the flipflop
- o The Q output of flip flop is connected to the bus via a tristate gate.
- o When Riout is 0, gate output is in high impedance state (electrically disconnected).
- o When Riout is 1, gate drives the bus to 0 or 1 depending on the value of Q



- 7. Construct the sequence of operations and timing diagram for the instruction MOV (R1), R2
  - 1.  $MAR \leftarrow [R1]$
  - 2. Start a Read operation on the memory bus
  - 3. Wait for the MFC response from the memory
  - 4. Load MDR from the memory bus
  - 5.  $R2 \leftarrow [MDR]$
- 8. Make use of figure & explain multiple bus organization of CPU.


The fig below shows three bus structure used to connect registers and ALU.

All general purpose registers are combined into a single block called register file.

The register file has 3 ports. The two output ports allow the contents of two different registers to be placed on bus A and B. The input port allows the contents of bus C to be placed into a third register during the same clock cycle.

Buses A and B are normally used for passing input operands to ALU. Bus C passes the result to the destination. This arrangement avoids the need for registers Y and Z. If needed ALU may simple pass one of its two operands unmodified to bus C by using control signals R=A or R=B.


The second feature in the figure below is Incrementer unit which is used to increment PC



Construct the control sequence for the instruction Add R4, R5, R6 for the multiple bus organization.

#### Step Action


- 1 PCout, R=B, MARts Read, IncPC
- 2 WMFC
- 3 MDR REB, IR.
- 4 Ricata, Ricata, Scienta, Add, Ricas End
- Make use of figure & explain the organization of control unit for unconditional branch instruction.



The starting address generator becomes the starting and the branch address generator. This block loads a new address into the  $\mu PC$  when a microinstruction instructs it to do so. The inputs to this block consists of the external inputs and condition codes as well as contents of IR.

The  $\mu PC$  is incremented every time a new microinstruction is fetched from the microprogram memory except

- o When new instruction is loaded into IR, its starting address is loaded into  $\mu PC$ .
- o During branch microinstructions,  $\mu PC$  is loaded with branch address.
- o When End microinstruction is encountered, μPC is loaded with the address of first
- CW in the micro routine.
- 10. Make use of figure & explain Hardwired Control Unit Organization in a processing unit.



The decoder/encoder block in the above figure is a combinational circuit that generates the required control outputs depending on the state of all its inputs. A more detailed block diagram by separating decoder and encoder blocks is shown in the fig. below.

Topo subje

The step decoder provides a separate signal line for each step/time slot.

The output of Instruction Decoder consists of separate lines for each machine instruction.

Depending on the instruction any one of INS1 to INSm is set to 1 and all other lines are set to 0.

The input signals to the encoder block are combined to generate individual control signals Yin, PCout, Add, End and so on.

Sho

Course In charge



### K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 I SESSIONAL TEST QUESTION PAPER 2020-21 ODD SEMESTER

USN 1 K S EC

Degree

: B.E

Branch

: E &CE

'Course Title : COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

: 90 Minutes

Semester:

III A&B

Course Code: 18EC35

Date: 07-10-2020

Max. Marks: 30

Note: Answer ONE full question from each part

| Q No. | Question  | Marks | CO<br>map ping | K-Level         |
|-------|---|-------|----------------|-----------------|
|       | PART-A  |       |                |                 |
| 1(a)  | Make use of a neat block diagram to explain the basic functional blocks of a computer?  |       | CO1            | Applying-<br>K3 |
| (b)   | Obtain (i) single precision (ii) double precision IEEE floating point representation for the number 85.125.   | 6     | CO1            | Applying-<br>K3 |
| (c)   | Make use of examples to explain byte addressing, big endian and little endian assignment  | 6     | CO1            | Applying-<br>K3 |
|       | OR  |       |                |                 |
| 2(a)  | Identify different types of computer & their features.  | 6     | CO1            | Applying-<br>K3 |
| (b)   | Identify the parameters and their relative values for the improvement of computer performance using performance equation of the processor.  | 6     | CO1            | Applying-<br>K3 |
| (c)   | Make use of figures to explain bus structures   | 6     | CO1            | Applying-<br>K3 |
|       | PART-B  |       |                |                 |
| 3(a)  | Make use of examples to explain following addressing modes.  (i) Immediate (ii) Register (iii) Absolute (iv) Indirect   | 6     | CO2            | Applying<br>K3  |
| (b)   |   | 6     | CO2            | Applying<br>K3  |
|       | OR  |       |                |                 |
| 4(a   | each test and store it in memory location SUM1, SUM2, SUM3?   | 6     | CO2            | Applying<br>K3  |
| (b)   | A contract to the contract of | 6     | CO2            | Applying<br>K3  |

Email answer scripts with file name format USN\_18EC35\_IA1.pdf to 18ec35ia1@gmail.com

Course in charge

Module Coordinator



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 I SESSIONAL TEST SCHEME 2020-21 ODD SEMESTER

Degree Branch

: B.E

: E &CE

Course Title : COMPUTER ORGANIZATION

& ARCHITECTURE

Semester:

III A & B

Course Code: 18EC35

Max. Marks: 30

Note: Answer ONE full question from each part.

| Q No | Point  | Mark |
|------|--|------|
| 1(a) | INPUT  INPUT  MEMORY  CONTROL  Explanation of Input, output, mrmoty ALU and Control unit.  | 6    |
|      | (i) 85.125 in binary ;floating point representation – single precision 85.125 = $1010101.001_{(2)} = 1.010101001x2^6$ , E = 6, so, E' = E+127 = $133 = 10000101$ (8 bits) = $0(S(+/-) -1bit) 10000101$ (E'-8 bits) $01010100100(M-23 bits) = +1.01010100100$ (23 bits)x $2^6$ (ii) In double precision, E' = E+1023 = $6+1023 = 1029 = 1000 0000 101(11 bits)$ = $0(+) 10000000101(E'-11 bits) 01010100100(M-52 bits) = +1.01010100100$ (52 bits)x2 <sup>6</sup>                                       | 6    |
| (c)  | In byte addressing, successive addresses refer to successive byte locations in the memory. Byte locations have addresses 0,1,2,. So, a computer can access individual bytes stored in computer memory by using byte addresses.  While in word addressing either little endian or Big endian assignment is used.  Big endian: Lower byte address are used for the more significant bytes of the word/  Little endian: Lower byte address are used for the less significant bytes of the word  Examples. | 6    |
| E    | Personal Computers, 2 Notebook Computers  Workstations 4 Enterprise Systems. 4a. Servers 4b. Supercomputers  Explanation of above briefly.   | 6    |
| (b)  | Processor time required to execute a program that has been prepared in high-level anguage     N – Number of actual machine language instructions needed to complete the execution note: loop)  |      |
|      | 5 – Average number of basic steps needed to execute one machine instruction. Each step   | 6    |

| in i | Parameters, N, S & R are deperson achieve high performance, neans reducing N & S, increase The value of N is reduced if the instructions.  The value of S is reduced in in the value of R can be increased that the contract of the value of R can be increased that the contract of the value of R can be increased that the theorem is the value of R can be increased that the contract of the value of R can be increased that the contract of the value of R can be increased that the contract of the value of R can be increased that the | the compu-<br>sing R.<br>se source planstruction h                                     | rogram is comp  | iled into fewer mac<br>number of basic step   | hine<br>is to perform.    |   |
|--|---|--|---|---|---------------------------|---|
| (c)                                      | Input   | Output   |   | Pro   | cessor                    | 6 |
| 8(a)                                     | Marine  | seembler s   | yntax A   | ddressing function  | #A                        | 6 |
|  | Immediate   |  | <u>~</u>  |   |                           |   |
|  | Register R Absolute (Direct)  | ।<br>०८<br>४)  | E   | EA = Ri<br>EA = LOC<br>EA = [Ri]<br>EA = [LOC]  |                           |   |
| (b)                                      | Register R Absolute (Direct)  | oc<br>Riy<br>Loco  | s to the assembl  | EA = LOC<br>EA = [Ri]<br>EA = [LOC]<br>Her concerning the pro-  | ogram being asseml<br>im. | 6 |
| (b)                                      | Register R. Absolute (Direct) Indirect G. ASSEMBLER DIRECTIVES  | er command<br>anslated into<br>Memory<br>address                                       | s to the assemble machine opcode  | EA = LOC EA = [Ri] EA = [LOC]  ler concerning the program e in the object-program or data information  200 204 100 400 100                            | ogram being asseml        | 6 |
| <b>(b)</b>                               | Register R. Absolute (Direct) Indirect Gr  ASSEMBLER DIRECTIVES  • Directives are the assemble • These commands are not tra  Assembler directives  Statements that generate   | er command<br>anslated into<br>Memory<br>address<br>label                              | o machine opcode  Operation  EQU ORIGIN DATAWORD RESERVE                                  | EA = LOC  EA = [Ri] EA = [LOC]  ler concerning the proceed in the object-program Addressing or data information  200 204 100 400 100 N,R1 #NUM1,R2 R0 | ogram being asseml        | 6 |
| (b)                                      | Register R. Absolute (Direct) Indirect Gr  ASSEMBLER DIRECTIVES  • Directives are the assemble • These commands are not tra  Assembler directives  Statements that  | er command<br>enslated into<br>Memory<br>address<br>label<br>SUM<br>N<br>NUM1<br>START | s to the assemble machine opcode  Operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE | er concerning the professing or data information  200 204 100 100 N,R1 #NUM1,R2   | ogram being asseml        | 6 |

| 4(a) |  |                |                            |   |
|------|--|----------------|----------------------------|---|
|      |  | Move           | #LIST.RO                   |   |
| į.   |  | Clear          | RI                         |   |
|      |  | Clear          | R2                         | 1 |
|      |  | Clear          | R3                         |   |
| ŀ    |  | Move           | N,R4                       | 1 |
|      | LOOP   | Add            | 4(R0),R1                   | 1 |
|      |  | Add            | 8(R0),R2                   | 6 |
|      |  | Add            | 12(R0),R3                  |   |
|      | 8  | Add            | #16.R0                     |   |
|      | 1  | Decrement      | R4                         | ľ |
|      |  | Branch>0       | LOOP                       |   |
|      |  | Move           | R1,SUM1                    |   |
|      |  | Move           | R2,SUM2                    | 1 |
|      |  | Move           | R3,SUM3                    |   |
| (b)  |  |                |                            |   |
|      | Name   | Assembler synl | Addressing function        |   |
|      | - Index  | X(R/)          | EA = [R/] + X              |   |
|      | Relative   | X(PC)          | EA = [PC] + X              |   |
|      | Autoincrement  | (RI)+          | EA = (R/);<br>Increment R/ | 6 |
|      | Autodocrement  | -(RI)          | Decrement Ri;<br>EA = [RI] |   |
|      | Autodocrement  EA = effective addre  Value = a signed au | )<br>          |                            |   |

Course in charge



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 I SESSIONAL TEST QUESTION PAPER 2020-21 ODD SEMESTER

EC USN 1 K S

Degree

: B.E

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

: 90 Minutes

III A & B Semester:

Course Code: 18EC35 Date: 07-10-2020

Max. Marks: 30

Note: Answer ONE full question from each part.

|       | Note: Answer ONE full question from each part.   |       | co       |                 |
|-------|--|-------|----------|-----------------|
| Q No. | Question   | Marks | map ping | K-Level         |
|       | PART-A   |       |          |                 |
| 1(a)  | Make use of a neat diagram to explain the basic operational concept of a computer?   | 6     | CO1      | Applying-<br>K3 |
| (b)   | Identify the parameters and their relative values for the improvement of computer performance using performance equation of the processor. | 6     | CO1      | Applying-<br>K3 |
| (c)   | Make use of examples to explain byte addressing, big endian and little endian assignment   | 6     | COI      | Applying-<br>K3 |
|       | OR   |       |          |                 |
| 2(a)  | Identify different types of computer & their features.   | 6     | CO1      | Applying-<br>K3 |
| (b)   | Obtain (i) single precision & (ii) double precision IEEE floating point representation for the number 85.125.                              | 6     | CO1      | Applying-<br>K3 |
| (c)   | Make use of figures to explain bus structures  | 6     | CO1      | Applying-<br>K3 |
|       | PART-B   |       |          |                 |
| 3(a)  | Make use of examples to explain following addressing modes.  (i) Immediate (ii) Register (iii) Absolute (iv) Indirect                      | 6     | CO2      | Applying-<br>K3 |
| (b)   | Make use of examples to explain Assembler Directives.  | 6     | CO2      | Applying-<br>K3 |
|       | OR   |       |          |                 |
| 4(a)  | Make use of examples to explain following addressing modes.  (i) Index Iii) Relative (iii) Auto increment (iv) Auto decrement              | 6     | CO2      | Applying-<br>K3 |
| (b)   | <b>Develop</b> an assembly language program to add the scores of N students in each test and store it in memory location SUM1, SUM2, SUM3? | 6     | CO2      | Applying-<br>K3 |

Email answer scripts with file name format USN\_18EC35\_IA1.pdf to 18ec35ia1@gmailcom

Course in charge



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109

I SESSIONAL TEST SCHEME 2020-21 ODD SEMESTER

Degree

Branch

: B.E

: E &CE

Course Title : COMPUTER ORGANIZATION

& ARCHITECTURE

Semester:

III A&B

Course Code: 18EC35

Max. Marks: 30

Note: Answer ONE full question from each part

|       | Note: Answer ONE full question from each part.   |       |
|-------|--|-------|
| Q No. | Point  | Marks |
| 1(a)  | MEMORY  MAR  MDR  COMAND   |       |
|       | PC Ro Processor  Ri Allui  | 6     |
|       | n general purpose registers  |       |
|       | Explanation of Memory, MAR, MDR, PC, GPR's, ALU and command unit.  |       |
| (b)   | T – Processor time required to execute a program that has been prepared in high-level language  N – Number of actual machine language instructions needed to complete the execution  |       |
|       | (note: loop)  S – Average number of basic steps needed to execute one machine instruction. Each step completes in one clock cycle  |       |
|       | R – Clock rate The program execution time T is given by $T = (NxS)/R$  | 6     |
|       | Parameters, N, S & R are dependent on each other.  To achieve high performance, the computer designer must reduce the value of T which means reducing N & S, increasing R.  The value of N is reduced if the source program is compiled into fewer machine |       |
|       | instructions.  |       |
|       | The value of S is reduced in instruction have a smaller number of basic steps to perform. The value of R can be increased by using a higher frequency clock.   |       |
|       | Care has to be taken while modifying values since changes in the parameter may affect the other  |       |
| (c)   | In byte addressing, successive addresses refer to successive byte locations in the memory. Byte locations have addresses 0,1,2,. So, a computer can access individual bytes stored in computer memory by using byte addresses.                             |       |

|      | Examples.  |   |   |   |  |       |
|------|--|---|---|---|--|-------|
| 2(a  | 1) Personal Computers, 2.  3 Workstations 4 Enter  | . Noteboo   | k Computers   |   |  | T     |
|      |  |   | ns. 4a. Servers 4   | h Superco-  |  | +-    |
| 0    | (11) X3 175 in L:  |   |   |   |  |       |
| (b)  | (i) 85.125 in binary ;flor<br>85.125 = 1010101.001   | ating poin  | nt representatio  | n - single pro-   |  |       |
|      | bits)  | $_{(2)} = 1.010$  | 101001x26, E  | = 6. so. F' = F   | Sion   |       |
|      | $=0(S(\pm/-)-1bit)$ 100  | 00101   | 139 =   | ,, <sub>E</sub>   | sion<br>E+127 = 133 = 10000101 (8  | d     |
|      | = 0(S(+/-) -1bit) 100<br>+1.01010100100 (2   | 00101 (   | E'-8 bits) 01   | 01010010 0  | (M 22 1 11 )   |       |
|      | +1.01010100100 (2  | 23 bits)x   | 26  |   | (1/1-23  Dits) =   |       |
|      | bits)  | on, E' =  | E+1023=6  | 5+1023 - 102  | 10   | 6     |
|      | 0(1) 10000   |   | and the second  | 1025 - 102  | 29 = 1000 0000 101(11  | ٠     |
|      | 1 0(1) 100000000101  | (T) 11 1  | free was an annual and  | 010 000   |  |       |
| -    | +1.01010100100 (5  | 52 bits)x   | 26  | 010U(M1-52  | 2 bits) =  |       |
| (c)  | BAN SATESTAN SANS  |   |   |   |  |       |
| (0)  | Input  |   |   | APPENDED TO SEE   | 985 (850 957 mars) mars  |       |
|      | "iput  | O   | utput   | Memory  | Dross  |       |
|      |  | 大学生   |   | Samuel State  | Processor  |       |
|      |  | 4   | <b>A</b> -  | A   | A Company of the Comp |       |
|      |  | 1   |   |   | 4  |       |
|      | **************************************   |   | 6.<br>10.<br>10.  |   |  | 0.000 |
|      |  |   | 60  |   |  | 6     |
|      |  |   |   |   |  |       |
|      |  |   | President Segm  | Service Street Street   |  |       |
|      | D- 1   |   |   |   |  |       |
|      | Explanation of single bus a  | and multipl   | e bus structures  |   |  |       |
|      | Explanation of single bus a  | and multipl   | e bus structures.   |   |  |       |
| 3(a) |  |   |   |   |  |       |
| 3(a) | Name   |   | e bus structures.   |   | Dimetion   | 6     |
| 3(a) | Name<br>Immediate  |   |   | Addressing f  |  | 6     |
| 3(a) | Name<br>Immediate<br>Register  | Assembl   |   | Addressing i  |  | 6     |
| 3(a) | Name Immediate Register Absolute (Direct)  | Assembl<br>#Value   |   | Addressing i  |  | 6     |
| 3(a) | Name Immediate Register Absolute (Direct) Indirect   | Assemble #Value RI LOC (RI)   |   | Addressing is Operand = V EA = Ri EA = LOC  |  | 6     |
|      | Name Immediate Register Absolute (Direct) Indirect   | Assemble #Value R/  |   | Addressing i  |  | 6     |
|      | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES   | Assemble #Value Ri LOC (Ri)' (LOC)  | ersyntax  | Addressing a Operand = V EA = Ri EA = LOC EA = [Ri] EA = [LOC]  | alue   | 6     |
| (b)  | Name Immediate Register Absolute (Direct) Indirect ASSEMBLER DIRECTIVES • Directives are the assemb  | Assemble #Value RI LOC (RI)' (LOC)  | er syntax   | Addressing is Operand = V EA = Ri EA = LOC EA = [Ri] EA = [LOC]   | alue   | 6     |
| (b)  | Name Immediate Register Absolute (Direct) Indirect ASSEMBLER DIRECTIVES • Directives are the assemb  | #Value RI LOC (RI)' (LOC)  aler comma   | nds to the assem  | Addressing is Operand = V EA = Ri EA = LOC EA = [Ri] EA = [LOC]   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES   | *Value RI LOC (RI) (LOC) eler comma ranslated in Memory   | nds to the assem  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  abler concerning to the object-p  Addressing   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect ASSEMBLER DIRECTIVES • Directives are the assemb  | #Value R/ LOC (R/) (LOC) eler comma ranslated in Memory address                                       | nds to the assem  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect ASSEMBLER DIRECTIVES • Directives are the assemb  | *Value RI LOC (RI) (LOC) eler comma ranslated in Memory   | nds to the assem  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  abler concerning to the object-p  Addressing   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES • Directives are the assemb • These commands are not tr   | Assemble Walue RI LOC (RI) (LOC) er comma ranslated in Memory address label                           | nds to the assem  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect ASSEMBLER DIRECTIVES • Directives are the assemb  | #Value R/ LOC (R/) (LOC) eler comma ranslated in Memory address                                       | nds to the assemate machine opco  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES • Directives are the assemb • These commands are not tr   | Assemble  #Value  RI  LOC  (RI)  (LOC)  ler comma  ranslated in  Memory  address  label  SUM          | nds to the assemato machine opco  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200 204  | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES • Directives are the assemb • These commands are not tr   | Assemble  Welve  RI  LOC  (RI)  (LOC)  bler comma  ranslated in  Memory  address  label  SUM  N       | nds to the assemate machine opcome  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200  204  100  | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  | Assemble  #Value  RI  LOC  (RI)  (LOC)  ler comma  ranslated in  Memory  address  label  SUM          | nds to the assempto machine opcorration  EQU ORIGIN DATAWORD RESERVE              | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200  204  100  400   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES • Directives are the assemb • These commands are not to  Assembler directives  Statements that                          | Assemble  Welve  RI  LOC  (RI)  (LOC)  bler comma  ranslated in  Memory  address  label  SUM  N       | operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE                                | Addressing in the object-part of data information  Addressing or data information  200 204 100 400 100  | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate                | Assemble  Walue  RI  LOC  (RI)  (LOC)  Ider comma  ranslated in  Memory  address  label  SUM  N  NUM1 | operation  Operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE                | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200  204  100  400   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate machine        | Walue RI LOC (RI) (LOC)  ler comma ranslated in Memory address label  SUM  N NUM1  START              | operation  Operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE MOVE CLR       | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200 204 100 400 100 N,R1 #NUM1,R2 R0   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate                | Assemble  Walue  RI  LOC  (RI)  (LOC)  Ider comma  ranslated in  Memory  address  label  SUM  N  NUM1 | origin DATAWORD RESERVE ORIGIN MOVE MOVE CLR ADD                                  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200 204 100 400 100 N,R1 #NUM1,R2 R0 (R2),R0   | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate machine        | Walue RI LOC (RI) (LOC)  ler comma ranslated in Memory address label  SUM  N NUM1  START              | operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE CLR ADD ADD               | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Obler concerning to the object-  Addressing or data information  200 204 100 400 100 N,R1 #NUM1,R2 R0 (R2),R0 #4,R2  | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate machine        | Walue RI LOC (RI) (LOC)  ler comma ranslated in Memory address label  SUM  N NUM1  START              | origin DATAWORD RESERVE ORIGIN MOVE MOVE CLR ADD                                  | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200 204 100 400 100 N,R1 #NUM1,R2 R0 (R2),R0   | alue   |       |
| (b)  | Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate machine instructions | Walue RI LOC (RI) (LOC)  ler comma ranslated in Memory address label  SUM  N NUM1  START              | operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE CLR ADD ADD DEC BGTZ MOVE | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Addressing or data information  200  204  100  400  100  N,R1  #NUM1,R2  R0  (R2),R0  #4,R2  R1  | alue   |       |
| (b)  | Name Immediate Register Absolute (Direct) Indirect  ASSEMBLER DIRECTIVES  • Directives are the assemb • These commands are not tr  Assembler directives  Statements that generate machine        | Walue RI LOC (RI) (LOC)  ler comma ranslated in Memory address label  SUM  N NUM1  START              | operation  EQU ORIGIN DATAWORD RESERVE ORIGIN MOVE MOVE CLR ADD ADD DEC BGTZ      | Addressing a  Operand = V  EA = Ri  EA = LOC  EA = [Ri]  EA = [LOC]  Obler concerning to the object-part of | alue   |       |

| 4(a) | Planne Index Relative Autoincrement                        | X(RI) X(PC) (RI)+  | Addressing function  EA == [R/] + X  EA == [PC] + X  EA == [R/]; Increment R/             | 6 |
|------|--|--|---|---|
|      | Autodocrement  EA - effective address Value = a signed num | Ĭ  | Decrement RI;<br>EA == [RI]   |   |
| (b)  | LOOP   | Move Clear Clear Clear Move Add Add Add Add Add Add Decrement Branch>O Move Move | #LIST,R0 R1 R2 R3 N,R4 4(R0),R1 8(R0),R2 12(R0),R3 #16,R0 R4 LOOP R1,SUM1 R2,SUM2 R3,SUM3 | 6 |

Course in charge

Module Coordinator

HOD



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 II SESSIONAL TEST QUESTION PAPER 2020-210DD SEMESTER

Degree

: B.E

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

:90Minutes

USN 1 K S EC

Semester:

III A& B

Course Code: 18EC35

Date: 19-11-2020

Max. Marks: 30

| Oy6.     | Note: Answer ONE full question from each page   | art.  |                |             |
|----------|---|-------|----------------|-------------|
| Q No     | Question  | Marks | CO<br>map ping | K-Level     |
| <u> </u> | PART-A  |       |                |             |
| 1(a)     | Make use of figures to explain the registers in keyboard and display interfaces   | 6     | CO3            | Applying-K  |
| (b)      | Identify the differences between Subroutine and Interrupt Service Routine.  | 6     | CO3            | Applying-K  |
| (c)      | . Make use of a neat diagram to explain DMA controller  | 6     | C03            | Applying-K  |
|          | OR  |       |                |             |
| 2(a)     | Identify the methods of enabling and disabling interrupts & also define Interrupts  | 6     | CO3            | Applying-K3 |
| (b)      | Identify the differences between Daisy Chain scheme with the scheme with combination of Daisy Chain, individual request and acknowledge lines for handling multiple interrupt requests. | 6     | CO3            | Applying-K3 |
| (c)      | Develop an Assembly language program to read an input line from the keyboard and store the characters in successive byte locations in the memory starting at location LINE              | 6     | CO3            | Applying-K3 |
|          | PART-B  |       |                |             |
| 3(a)     | Identify the differences between Stack and Queue with examples  | 6     | CO2            | Applying-K3 |
| (b)      | Make use of figure to explain memory access by the processor  | 6     | CO4            | Applying-K3 |
|          | OR  |       |                |             |
|          | Make use of examples to explain different types of shift operations with examples.  | 6     | CO2            | Applying-K3 |
| (b)      | Make use of a neat diagram to Illustrate the organization of 1Kx1   | 6     | CO4            | Applying-K3 |

Email answer scripts with file name format USN\_18EC35\_IA2.pdf to18ec35ia1@gmail.com

Course in charge



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 II SESSIONAL TEST SCHEME 2020-210DD SEMESTER

Set A

Course Title

Explanation

Degree

: B.E

Branch : E &

: E &CE

: COMPUTER ORGANIZATION & ARCHITECTURE

Semester:

III A& B


CourseCode:

18EC35

Max. Marks: 30

Note: Answer ONE full question from each part. Q No. Point Marks 1(a) Processor DATAIN DATAOUT 3+3 SIN SOUT Keyboard Display Explanation Subroutine Interrupt Service Routine 4 It is a portion of the code within a large (b) program which performs a specific ISR are to handle hardware interrupts. task. It runs whenever a certain signal It runs when we call it. occurs. We know where the subroutine runs We don't know when ISR will be because we call it. executed 2 30 Status and control (c) IRQ Done Œ Starting address Word count Main memory 2+2+2 System bus Disk/DMA DMA controller Printer Keyboard Disk Disk Network Interface

process continues.



HA

Course in charge

BLA

Module Coordinator

HOD



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 II SESSIONAL TEST QUESTION PAPER 2020-210DD SEMESTER

Degree

: B.E

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

:90Minutes

USN 1 K S

Semester:

IIIA&B

Course Code: 18EC35

Date: 19-11-2020

Max. Marks: 30

Note: Answer ONE full question from each part.

| Q No  | Overtice   | 1     | co       |             |
|-------|--|-------|----------|-------------|
| Q 110 | Question   | Marks | map ping | K-Level     |
|       | PART-A   |       |          |             |
| 1(a)  | Make use of figures to explain the registers in keyboard and display interfaces  | 6     | CO3      | Applying-K  |
| (b)   | Identify the differences between Subroutine and Interrupt Service Routine.   | 6     | CO3      | Applying-K  |
| (c)   | Make use of a neat diagram to explain DMA controller   | 6     | CO3      | Applying-K  |
| -     | OR OR  |       |          |             |
| 2(a)  | Identify the methods of enabling and disabling interrupts & also define Interrupts   | 6     | CO3      | Applying-K3 |
| (b)   | Identify the differences between Daisy Chain scheme with the scheme having combination of Daisy Chain, individual request and acknowledge lines for handling multiple interrupt requests.  | 6     | CO3      | Applying-K3 |
| (c)   | Develop an Assembly language program to read an input line from the keyboard and store the characters in successive byte locations in the memory starting at location LINE   | 6     | CO3      | Applying-K3 |
|       | PART-B   |       |          | -           |
| 3(a)  | ). Registers R1 and R2 of a computer contain the decimal values 1200 and 4600. Obtain the effective address of the memory operand in each of the following instructions (a) Load 20(R1).R5 (b) Move #3000.R5 (c) Store R5.30(R1.R2) (d) Add —(R2).R5 (e) Subtract (R1)+.R5 | 6     | CO2      | Applying-K3 |
| (b)   | Make use of a neat diagram to Illustrate the organization of 1Kx1 memory chip.   | 6     | CO4      | Applying-K3 |
|       | OR   |       |          |             |
| K     | Make use of examples to explain different types of rotate operations with examples.  | 6     | CO2      | Applying-K3 |
| (b)   | Make use of figure to explain memory access by the processor.  | 6     | CO4      | Applying-K3 |

Email answer scripts with file name format USN\_18EC35\_IA1.pdf to 18ec35ia1@gmail.com

Course in charge



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 II SESSIONAL TEST SCHEME 2020-210DD SEMESTER

Degree Branch

Course Title

: B.E

: E &CE

: COMPUTER ORGANIZATION

& ARCHITECTURE


Semester:


III A& B

CourseCode:


18EC35

Max. Marks: 30





The second secon



Course in charge



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 III SESSIONAL TEST QUESTION PAPER 2020-210DD SEMESTER

USN I K S

Degree

: B.E

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

:90Minutes

Semester:

III A& B

CourseCode: 18EC35

Date: 8-1-2021

Max. Marks: 30

Note: Answer ONE full question from each part.

| Q No. | Question   | Marks | CO<br>map ping | K-Level     |
|-------|--|-------|----------------|-------------|
|       | PART-A   |       |                |             |
| 1(a)  | Make use of figure & explain the single bus organization of data path inside a processor           | 6     | CO5            | Applying-K3 |
| (b)   | Make use of figure & explain the implementation of 1 bit register.                                 | 6     | CO5            | Applying-K3 |
| (c)   | Construct the sequence of operations and timing diagram for the instruction MOV (R1), R2           | 6     | CO5            | Applying-K3 |
|       | OR   |       |                |             |
| 2(a)  | Make use of figure & explain multiple bus organization of CPU.                                     | 6     | CO5            | Applying-K3 |
| (b)   | Make use of figure & explain the organization of control unit for unconditional branch instruction | 6     | CO5            | Applying-K3 |
|       | Make use of figure & explain Hardwired Control Unit Organization in a processing unit.             | . 6   | CO5            | Applying-K3 |
|       | PART-B   |       |                |             |
| 4/91  | Make use of figure & explain the principle of working of magnetic disk.                            | 6     | CO4            | Applying-K3 |
| (b)   | Identify and explain RAID levels of RAID Disk Arrays   | 6     | CO4            | Applying-K3 |
|       | OR   |       |                |             |
|       | Make use of a neat diagram & explain the working of CMOS memory cell                               | 6     | CO4            | Applying-K3 |
| (b)   | Analyze different types of ROMs  | 6     | CO4            | Analyze-K4  |

Email answer scripts with file name format USN\_18EC35\_IA3.pdf to 18ec35ia1@gmail.com

Course in charge



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 III SESSIONAL TEST SCHEME 2020-210DD SEMESTER

Set A

Degree Branch : **B.E** 

: E &CE

Course Title : COMPUTER ORGANIZATION


& ARCHITECTURE

Semester:


III A& B

CourseCode: 18EC35


Max. Marks: 30



|     | DThe step deep description in the step of  |     |
|-----|--|-----|
|     | The step decoder provides a separate signal line for each step/time slot.  |     |
|     | The output of Instruction Decoder consists of separate lines for each machine instruction.   |     |
|     | Depending on the instruction any one of INS1 to INSm is set to 1 and all other lines are setto 0.  The input signals to the encoder block are combined to generate individual control  | 1   |
|     | signals Yin, PCout, Add, End and so on.  |     |
|     | Make use of figure & explain the principle of working of   | 1_  |
| 3(a | Hard disk stores information in the form of magnetic fields. Data is stored digitally in the form of   | 3-  |
|     | tiny magnetized regions on the platter where each region represents a bit. To write a data on the  | 3   |
|     | hard disk, a magnetic field is placed on the tiny field in one of these two polarities: N-S - If   |     |
|     | North Pole arrives before the south pole and S-N – if the south pole arrives before the north pole   |     |
|     | while the field is accessed. An orientation in the one direction (like N-S) can represent the "1"  |     |
|     | while the opposite orientation (S-N) represents "0". This polarity is sensed by integrated   |     |
|     | Controllers built within the hard disk.  |     |
|     | 1. It consists of one or more disks mounted on a common spindle.   |     |
|     | 2. A thin magnetic film is deposited on either side of each disk   | -   |
|     | 5. The disks are placed in a rotary drive so that the magnetized surfaces move in close  | 1   |
|     | Proximity to read/write heads. This is shown in the figures below.   |     |
|     | track ( spindle  |     |
|     |  | ĺ   |
|     | arm assembly   |     |
|     | sector s   |     |
|     |  |     |
|     |  |     |
|     | cylinder c read-write  |     |
|     | head   |     |
|     |  |     |
|     | platter  |     |
|     | rotation   |     |
|     | Identify and explain RAID levels of RAID Disk Arrays.  |     |
| (b) | RAID stands for Redundant Array of Inexpensive Disks. It is a storage system based   | 6   |
|     | on multiple disks proposed by University of California-Berkeley.   | U   |
|     | ☐ It has six different configurations known as RAID levels.  |     |
|     | RAID 0 is the basic configuration to enhance performance   |     |
|     | o In RAID 0 configuration a single large file is broken up into smaller pieces and   |     |
|     | are stored on different disks. This is called as data striping.  |     |
|     | o All disks can deliver their data in parallel.  |     |
|     | o The total transfer time of the file is equal to the transfer time that would be  |     |
|     | required in a single disk system divided by the number of disks used in the array  |     |
|     | o As each disk operates independently, access times vary and buffering of accessed   |     |
|     | pieces of data is needed so that the complete file can be reassembled  |     |
|     | RAID 1 is intended to provide better reliability by storing identical copies of data on two  |     |
| - 1 | disks father than just one. If one disk drive fails, the other one can be used. This is  |     |
| ł   | lowever costly because of duplication.   |     |
| l   | RAID 2, RAID 3, RAID 4 levels achieve increased reliability through various parity   |     |
|     | checking schemes without duplication.  |     |
|     | RAID 5 also has parity based error recovery schemes but this information is distributed among all schemes.   |     |
| 1   | Some hybrid arrangements are also will be a six and a si |     |
|     | Some hybrid arrangements are also available which are the combination of some of the bove mentioned configurations.  |     |
| )   | Bove mentioned configurations.   |     |
| /   |  |     |
|     | Make use of a neat diagram & explain the working of CMOS memory cell.  |     |
| N   | Take use of a field diagram & explain the working of CMOC  | 3+3 |



Make use of figure & explain the organization of control unit for econditional branch · (b)




The starting address generator becomes the starting and the branch address generator. This block loads a new address into the µPC when a microinstruction instructs it to do so.

The inputs to this block consists of the external inputs and condition codes as well as contents of IR.

 $\Box$  The  $\mu$ PC is incremented every time a new microinstruction is fetched from the microprogram memory except

- o When new instruction is loaded into IR, its starting address is loaded into μPC.
- o During branch microinstructions, μPC is loaded with branch address.
- o When End microinstruction is encountered, μPC is loaded with the address of first CW in the micro routine.

Make use of figure & explain Hardwired Control Unit Organization in a processing unit.




(c)

The decoder/encoder block in the above figure is a combinational circuit that generates the required control outputs depending on the state of all its inputs. A more detailed block diagram by separating decoder and encoder blocks is shown in the fig. below.

3+3

3+3



Course in charge

**Module Coordinator** 

HOD



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 III SESSIONAL TEST QUESTION PAPER 2020-210DD SEMESTER

USN I K S EC

Degree

: **B.E** 

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Duration

:90Minutes

Semester:

III A& B

CourseCode: 18EC35

Date: 8-1-2021

Max. Marks: 30

Note: Answer ONE full question from each part.

| Q No.   | C   | Marks | CO<br>map ping | K-Level     |
|---------|---|-------|----------------|-------------|
|         | PART-A  |       |                |             |
| 1(a)    | Construct control sequence for execution of the instruction Add (R3), R1  | . 6   | CO5            | Applying-K  |
| (b)     | Make use of figure & explain the connection and control signals for register MDR.   | 6     | CO5            | Applying-K3 |
| (c)     | Construct the control sequence for an unconditional branch instruction.   | 6     | CO5            | Applying-K3 |
|         | OR  |       |                |             |
| 2(a)    | Construct the control sequence for the instruction Add R4, R5, R6 for the multiple bus organization.  | 6     | CO5            | Applying-K3 |
| (b)     | Make use of figure & explain the generation of End control signal given by  End = $T_7 \cdot ADD + T_5 \cdot BR + (T_5 \cdot N + T_4 \cdot \overline{N}) \cdot BRN$ | 6     | CO5            | Applying-K3 |
| (c)     | Make use of figure & explain Basic organization of a microprogrammed control Unit.  | 6     | CO5            | Applying-K3 |
|         | PART-B  |       |                |             |
|         | Make use of figure & explain the organization and accessing of data on a DISK.  | 6     | CO4            | Applying-K3 |
| (b)     | Make use of a figure and explain the organization of Virtual memory.  | 6     | CO4            | Applying-K3 |
|         | OR  |       |                |             |
|         | Make use offigure and explain Cache Memory.   | 6     | CO4            | Applying-K3 |
| (b) I d | dentify the differences between flash drives and Hard disk rives.   | 6     |                | Applying-K3 |

Email answer scripts with file name format USN\_18EC35\_IA3.pdf to18ec35ia1@gmail.com

Course in charge



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109 III SESSIONAL TEST SCHEME 2020-210DD SEMESTER

Degree

: B.E

Branch

: E &CE

Course Title

: COMPUTER ORGANIZATION

& ARCHITECTURE

Semester:

III A& B


CourseCode:


18EC35

Max. Marks: 30

Note: Answer ONE full question from each part. Q No. Point Marks Construct the control sequence for execution of the instruction Add (R3), R1 1(a) Step Action PCout, MARin, Read, Select4, Add, Zin 2 Zout, PCin, Yin, WMFC 3 MDRout, IRin R3<sub>out</sub>, MAR<sub>in</sub>, Read 4 5 3+3 R1out, Yin, WMFC MDR<sub>out</sub>, SelectY, Add, Z<sub>in</sub> Zout, Rlin, End Figure 7.6 Control sequence for execution of the instruction Add (R3),R1. Explanation Make use of figure & explain the connection and control signals for register MDR. (b) Memory-bus Internal processor data lines MDRoutE MDR bus MDR 3+3 MDR<sub>inE</sub> MDR<sub>in</sub> Figure 7.4 Connection and control signals for register MDR. Explanation Construct the control sequence for an unconditional branch instruction. 3+3

|       | Step Action   |   |     |
|-------|---|---|-----|
|       | in annual section of the section of |   |     |
|       | 1 PCout, MA   | Rin, Read, Select4, Add, Zin                            | 1   |
|       | Zout, PCin,   | Y <sub>in</sub> , WMFC                                  |     |
|       | 3 MDR <sub>out</sub> , II   | Rin   |     |
|       | 4 Offset-field-   | of-IRout, Add, Zin                                      |     |
|       | 5 Zout, PCin,   | End   |     |
|       | Explanation   |   |     |
| 2(a)  | construct the control sequence organization.  | for the instruction Add R4, R5, R6 for the multiple bus |     |
|       | Step Action   |   |     |
|       | And the street of the second  |   |     |
|       | 1 PCout, R=B, MARin,  | Read, IncPC   |     |
|       | 2 WMFC  |   |     |
|       | 3 MDR <sub>outB</sub> , R=B, IR <sub>in</sub>   |   | 3+3 |
|       | 4 R4outA, R5outB, Selection   |   | 3.3 |
| E     | Figure 7.9 Control sequence for the for the three-bus organisplanation  | ization in Figure 7.8.                                  |     |
| (b) M | ake use of figure & explain the   | generation of End control signal given by               |     |
|       | $ud = T_7 \cdot ADD + T_5 \cdot BR + (T_5 \cdot N + T_5)$ Branch<0  | 7 - 7 - 17.2  |     |
|       | Add N S   | Branch  |     |
|       | T,  | T <sub>4</sub>  |     |
|       |   |   | 3+3 |
|       | 7   |   |     |
|       | End  Generation of the End control sign   |   |     |





Course in charge

Module Coordinator

HOD

# III Semester COA Assignment & Internal Marks 2020-21

| SI No | USN         | Name                           | ΔI | A2 | . A.3 | A  | IAI | IA2 | IA3 | IA<br>Average | Total |
|-------|-------------|--------------------------------|----|----|-------|----|-----|-----|-----|---------------|-------|
| 1     | 1KS19EC001  | ABHILASH A S                   | 10 | 10 | 6     | 9  | 22  | 26  | 14  | 21            | 30    |
| 2     | 1KS19EC002  | ABHISHEK CHANDRESH             | 5  | 10 | 10    | 9  | 30  | 30  | 9   | 23            | 32    |
| 3     | 1KS19EC003  | AISHWARYA BASAVARAJ<br>KEMBAVI | 10 | 10 | 10    | 10 | 30  | 29  | 21  | 27            | 37    |
| 4     | 1KS19EC004  | AISHWARYA M G                  | 10 | 10 | 10    | 10 | 30  | 27  | 16  | 25            | 35    |
| 5     | 1KS19EC005  | AKSHAY KUMAR D                 | 10 | 10 | 10    | 10 | 29  | 26  | 12  | 23            | 33    |
| 6     | 1KS19EC006  | AKSHITHA                       | 10 | 10 | 10    | 10 | 26  | 30  | 18  | 25            | 35    |
| 7     | 1KS19EC007  | AMRUTA                         | 10 | 10 | 10    | 10 | 30  | 29  | 14  | 25            | 35    |
| 8     | 1KS19EC008  | AMULYA R                       | 10 | 10 | 10    | 10 | 27  | 30  | 21  | 26            | 36    |
| 9     | 1KS19EC009  | ANITHA S                       | 10 | 10 | 10    | 10 | 28  | 29  | 30  | 29            | 39    |
| 10    | 1KS19EC010  | ANJALI Y J                     | 10 | 10 | 6     | 9  | 30  | 28  | 13  | 24            | 33    |
| 11    | 1KS19EC011  | ARCHANA YADAV M                | 10 | 10 | 6     | 9  | 30  | 29  | 13  | 24            | 33    |
| 12    | 1KS19EC012  | ASHRITHA R                     | 10 | 8  | 10    | 10 | 29  | 27  | 8   | 22            | 32    |
| 13    | 1KS19EC013  | BHARATH KUMAR R                | 6  | 0  | 0     | 2  | 21  | 28  | 0   | 17            | 19    |
| 14    | 1KS19EC014  | BHAVANA S                      | 10 | 10 | 8     | 10 | 29  | 27  | 23  | 27            | 37    |
| 15    | 1KS19EC015  | CHAITRA P                      | 10 | 10 | 6     | 9  | 29  | 26  | 21  | 26            | 35    |
| 16    | 1KS19EC016  | CHANDAN RAJ Y                  | 10 | 10 | 10    | 10 | 29  | 26  | 22  | 26            | 36    |
| 17    | 1KS19EC017  | CHANDANA.L                     | 10 | 10 | 6     | 9  | 30  | 24  | 17  | 24            | 33    |
| 18    | 1KS19EC018  | CHENNREDDY<br>RAJASEKHAR       | 10 | 10 | 7     | 9  | 22  | 26  | 29  | 26            | 35    |
| 19    | TV213EC013I | CHIRANTHANA<br>YOGANANDA K     | 10 | 10 | 8     | 10 | 18  | 24  | 5   | 16            | 26    |
| 20    | 1KS19EC020  | D NAYAN                        | 9  | 10 | 6     | 9  | 26  | 23  | 18  | 23            | 32    |
| 21    | 1KS19EC021  | DANESH RAJU V                  | 10 | 10 | 8     | 10 | 29  | 25  | 20  | 25            | 35    |
| 22    | 1KS19EC022  | DAVINO JOSEPH                  | 10 | 10 | 10    | 10 | 25  | 23  | 12  | 20            | 30    |
| 23    | 1KS19EC023  | DHANYA SUKANTH B K             | 10 | 10 | 10    | 10 | 30  | 26  | 18  | 25            | 35    |
| 24    | 1KS19EC024  | DHEEMANTH K N                  | 10 | 8  | 8     | 9  | 29  | 30  | 10  | 23            | 32    |
| 25    | 1KS19EC025  | DISHA SHIVANI                  | 10 | 8  | 10    | 10 | 29  | 30  | 23  | 28            | 38    |
| 26    | 1KS19EC026  | ERAM FATHIMA                   | 9  | 6  | 10    | 9  | 30  | 29  | 0   | 20            | 29    |
|       |             | GAYATHRI P K                   | 10 | 10 | 6     | 9  | 29  | 30  | 24  | 28            | 37    |
| 28    |             | GAYATHRI R WARRIER             | 10 | 10 | 10    | 10 | 29  | 30  | 26  | 29            | 39    |
| 29    |             | GONUGUNTLA SAI<br>SIDDARTHA    | 9  | 10 | 8     | 9  | 27  | 23  | 11  | 21            | 30    |

|    | _          |                           | -  | -  | -  |    |    |    | 7  |    |    |
|----|------------|---------------------------|----|----|----|----|----|----|----|----|----|
| 30 | 1KS19EC030 | GOWRI S NADIGER           | 10 | 10 | 10 | 10 | 30 | 24 | 15 | 23 | 33 |
| 31 | 1KS19EC031 | HARSHA R                  | 8  | 6  | 8  | 8  | 22 | 23 | 0  | 15 | 23 |
| 32 | 1KS19EC032 | HARSHITHA B Y             | 10 | 10 | 8  | 10 | 27 | 26 | 18 | 24 | 34 |
| 33 | 1KS19EC033 | HEMANTH.R.PATIL           | 10 | 7  | 6  | 8  | 29 | 27 | 15 | 24 | 32 |
| 34 | 1KS19EC034 | HIMA SWETHA S             | 9  | 10 | 6  | 9  | 30 | 28 | AB | 20 | 29 |
| 35 | 1KS19EC035 | JAGRUTI PAI               | 10 | 10 | 10 | 10 | 30 | 30 | 27 | 29 | 39 |
| 36 | 1KS19EC036 | JAYANTH M B               | 6  | 10 | 8  | 8  | 29 | 29 | 11 | 23 | 31 |
| 37 | 1KS19EC037 | KAMMA MANUBOLU<br>MANOGNA | 9  | 10 | 9  | 10 | 27 | 29 | 27 | 28 | 38 |
| 38 | 1KS19EC038 | KARTHIK K                 | 9  | 10 | 10 | 10 | 22 | 22 | 9  | 18 | 28 |
| 39 | 1KS19EC039 | KASHYAP.P                 | 10 | 8  | 6  | 8  | 25 | 28 | 11 | 22 | 30 |
| 40 | 1KS19EC040 | KRUPA.A                   | 10 | 10 | 6  | 9  | 30 | 28 | 22 | 27 | 36 |
| 41 | 1KS19EC041 | KRUTHI K S                | 10 | 10 | 10 | 10 | 30 | 28 | 25 | 28 | 38 |
| 42 | 1KS19EC042 | LAKSHMAN KUMARA B         | 10 | 6  | 6  | 8  | 29 | 28 | 10 | 23 | 31 |
| 43 | 1KS19EC043 | LIKITHA.H                 | 10 | 10 | 8  | 10 | 30 | 29 | 8  | 23 | 33 |
| 44 | 1KS19EC044 | M LOKESHWARI              | 10 | 10 | 8  | 10 | 27 | 27 | 19 | 25 | 35 |
| 45 | 1KS19EC045 | MANU N KANDRA             | 10 | 10 | 10 | 10 | 27 | 28 | 21 | 26 | 36 |
| 46 | 1KS19EC046 | MEGHANA H P               | 10 | 10 | 8  | 10 | 27 | 30 | 17 | 25 | 35 |
| 47 | 1KS19EC047 | MOHAMMAD RAKHEEB M        | 5  | 5  | 5  | 5  | 28 | 20 | 8  | 19 | 24 |
| 48 | 1KS19EC048 | MOHITH KUMAR G            | 8  | 10 | 10 | 10 | 27 | 25 | 4  | 19 | 29 |
| 49 | 1KS19EC049 | MONIKA V ARYA             | 10 | 10 | 6  | 9  | 30 | 28 | 12 | 24 | 33 |
| 50 | 1KS19EC050 | MONISHA.B.K               | 10 | 10 | 8  | 10 | 30 | 30 | 20 | 27 | 37 |
| 51 | 1KS19EC051 | N ANILA                   | 10 | 10 | 8  | 10 | 30 | 28 | 16 | 25 | 35 |
| 52 | 1KS19EC052 | NIDHI S                   | 10 | 7  | 6  | 8  | 30 | 28 | AB | 20 | 28 |
| 53 | 1KS19EC053 | NISARGA K                 | 10 | 10 | 6  | 9  | 28 | 26 | AB | 18 | 27 |
| 54 | 1KS19EC054 | NITHIN D                  | 10 | 7  | 8  | 9  | 28 | 29 | 12 | 23 | 32 |
| 55 | 1KS19EC055 | PAVAN KUMAR G R           | 10 | 10 | 10 | 10 | 26 | 29 | 15 | 24 | 34 |
| 56 | 1KS19EC056 | POKURI MOUNIKA            | 10 | 10 | 8  | 10 | 25 | 23 | 16 | 22 | 32 |
| 57 | 1KS19EC057 | POOJA S P                 | 10 | 10 | 10 | 10 | 30 | 27 | 16 | 25 | 35 |
| 58 | 1KS19EC058 | PRADEEP GADED             | 6  | 6  | 6  | 6  | 25 | 27 | 8  | 20 | 26 |
| 59 | 1KS19EC059 | PRAKASH CHEGORE           | 8  | 7  | 6  | 7  | 24 | 27 | 12 | 21 | 28 |
| 60 | 1KS19EC061 | PRASHANTH.S.K             | 10 | 10 | 8  | 10 | 29 | 28 | 15 | 24 | 34 |
| 61 | 1KS19EC062 | PRAVEEN KUMAR N           | 9  | 6  | 6  | 7  | 29 | 27 | 9  | 22 | 29 |
| 62 | 1KS19EC063 | PREETHAM G H              | 7  | 7  | 6  | 7  | 29 | 24 | 19 | 24 | 31 |
| 63 | 1KS19EC064 | PRIYANKA K                | 10 | 7  | 6  | 8  | 29 | 28 | 20 | 26 | 34 |
| 64 | 1KS19EC065 | RADHA KRISHNA L           | 10 | 10 | 6  | 9  | 26 | 22 | 17 | 22 | 31 |

| 65 1KS19EC066 RAJALAKSHMI S 10 10 10 25 27 17 23 66 1KS19EC067 RAMYASREE R 10 10 8 10 26 27 7 20 67 1KS19EC068 RANGASWAMY.U 10 7 6 8 28 27 18 25 68 1KS19EC069 ROHAN K R 10 10 6 9 30 27 9 22 6 15 21 70 1KS19EC070 S K BHARATESH 10 10 10 10 22 26 15 21 70 1KS19EC071 SABARISH I J 7 5 6 6 27 26 8 21 71 1KS19EC072 SAHANA K S 10 10 8 10 28 29 22 27 72 1KS19EC073 SAHANA S 10 10 6 9 29 27 13 23 1KS19EC074 SAI PRIYA T S 10 10 10 10 29 27 23 27 74 1KS19EC075 SAMIKSHA S 10 10 10 29 27 23 27 74 1KS19EC075 SAMIKSHA S 10 5 5 7 29 26 11 22 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26 79 1KS19EC080 SHIVARAMA KRISHNA.K.P  | 33<br>30<br>33<br>31<br>31<br>27<br>37<br>32<br>37<br>29<br>32<br>25<br>35 |
|---|--|
| 66 1KS19EC067 RAMTASKEE K 67 1KS19EC068 RANGASWAMY.U 10 7 6 8 28 27 18 25 68 1KS19EC069 ROHAN K R 10 10 6 9 30 27 9 22 69 1KS19EC070 S K BHARATESH 10 10 10 10 22 26 15 21 70 1KS19EC071 SABARISH I J 7 5 6 6 27 26 8 21 71 1KS19EC072 SAHANA K S 10 10 8 10 28 29 22 27 72 1KS19EC073 SAHANA S 10 10 6 9 29 27 13 23 73 1KS19EC074 SAI PRIYA T S 10 10 10 10 29 27 23 27 74 1KS19EC075 SAMIKSHA S 10 5 5 7 29 26 11 22 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26  | 33<br>31<br>31<br>27<br>37<br>32<br>37<br>29<br>32<br>25<br>35             |
| 68 1KS19EC069 ROHAN K R 68 1KS19EC070 S K BHARATESH 69 1KS19EC071 SABARISH I J 70 1KS19EC071 SABARISH I J 71 1KS19EC072 SAHANA K S 72 1KS19EC073 SAHANA S 73 1KS19EC074 SAI PRIYA T S 74 1KS19EC075 SAMIKSHA S 75 1KS19EC075 SAMIKSHA S 76 1KS19EC076 SANTOSH HEGDE 77 1KS19EC077 SATHVIK U M 78 1KS19EC078 SHAMITHA BIJOOR 79 1KS19EC079 SHASHANK 79 1KS19EC079 SHASHANK 79 1KS19EC079 SHASHANK 70 1KS19EC079 SHASHANK 71 1KS19EC079 SHASHANK 72 1KS19EC079 SHASHANK 73 1KS19EC079 SHASHANK 74 1KS19EC079 SHASHANK 75 1KS19EC079 SHASHANK 76 1KS19EC079 SHASHANK 77 1KS19EC079 SHASHANK 78 1KS19EC079 SHASHANK 79 1KS19EC080 SHIVARAMA 79 1KS19EC080 SHIVARAMA 79 1KS19EC080 SHIVARAMA 70 1KS19EC080 SHIVARAMA 71 1KS19EC080 SHIVARAMA 72 1KS19EC080 SHIVARAMA 73 1KS19EC080 SHIVARAMA 74 1KS19EC080 SHIVARAMA 75 1KS19EC080 SHIVARAMA | 31<br>31<br>27<br>37<br>32<br>37<br>29<br>32<br>25<br>35                   |
| 69 1KS19EC070 S K BHARATESH 10 10 10 10 22 26 15 21 70 1KS19EC071 SABARISH I J 7 5 6 6 27 26 8 21 71 1KS19EC072 SAHANA K S 10 10 8 10 28 29 22 27 72 1KS19EC073 SAHANA S 10 10 6 9 29 27 13 23 73 1KS19EC074 SAI PRIYA T S 10 10 10 10 29 27 23 27 74 1KS19EC075 SAMIKSHA S 10 5 5 7 29 26 11 22 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26   | 31<br>27<br>37<br>32<br>37<br>29<br>32<br>25<br>35                         |
| 70 1KS19EC071 SABARISH I J 7 5 6 6 27 26 8 21 71 1KS19EC072 SAHANA K S 10 10 8 10 28 29 22 27 72 1KS19EC073 SAHANA S 10 10 6 9 29 27 13 23 73 1KS19EC074 SAI PRIYA T S 10 10 10 10 29 27 23 27 74 1KS19EC075 SAMIKSHA S 10 5 5 7 29 26 11 22 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26   | 27<br>37<br>32<br>37<br>29<br>32<br>25<br>35                               |
| 71 1KS19EC072 SAHANA K S  | 37<br>32<br>37<br>29<br>32<br>25<br>35                                     |
| 72 1KS19EC073 SAHANA S  10 10 6 9 29 27 13 23  73 1KS19EC074 SAI PRIYA T S  10 10 10 10 29 27 23 27  74 1KS19EC075 SAMIKSHA S  10 5 5 7 29 26 11 22  75 1KS19EC076 SANTOSH HEGDE  10 7 6 8 30 27 15 24  76 1KS19EC077 SATHVIK U M  10 5 6 7 19 25 10 18  77 1KS19EC078 SHAMITHA BIJOOR  10 10 8 10 29 29 16 25  78 1KS19EC079 SHASHANK  10 10 8 10 30 30 17 26  | 32<br>37<br>29<br>32<br>25<br>35   |
| 73 1KS19EC074 SAI PRIYA T S  10 10 10 10 29 27 23 27  74 1KS19EC075 SAMIKSHA S  10 5 5 7 29 26 11 22  75 1KS19EC076 SANTOSH HEGDE  10 7 6 8 30 27 15 24  76 1KS19EC077 SATHVIK U M  10 5 6 7 19 25 10 18  77 1KS19EC078 SHAMITHA BIJOOR  10 10 8 10 29 29 16 25  78 1KS19EC079 SHASHANK  10 10 8 10 30 30 17 26   | 37<br>29<br>32<br>25<br>35   |
| 74 1KS19EC075 SAMIKSHA S 10 5 5 7 29 26 11 22 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26  | 29<br>32<br>25<br>35   |
| 75 1KS19EC076 SANTOSH HEGDE 10 7 6 8 30 27 15 24 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26 79 1KS19EC080 SHIVARAMA 6 0 0 2 26 26 AB 18  | 32<br>25<br>35   |
| 76 1KS19EC077 SATHVIK U M 10 5 6 7 19 25 10 18  77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25  78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26   | 25<br>35   |
| 77 1KS19EC078 SHAMITHA BIJOOR 10 10 8 10 29 29 16 25 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26 79 1KS19EC080 SHIVARAMA 6 0 0 2 26 26 AB 18  | 35   |
| 78 1KS19EC079 SHASHANK 10 10 8 10 30 30 17 26   |  |
| 79 1KS19EC080 SHIVARAMA 6 0 0 2 26 26 AB 18   |  |
| 1 79 11KS19FC080L 1 6 1 0 1 0 1 2 1 26 1 26 1 ABT 18  | 36   |
| 1.00.000.000.000  | 20   |
| 80 1KS19EC081 SHREYAMS D K 7 10 6 8 26 24 16 22   | 30   |
| 81 1KS19EC082 SHREYAS B ARADHYA   | 35   |
| 82 1KS19EC083 SHREYAS GOWDA 5 10 5 7 0 23 14 13   | 20   |
| 83 1KS19EC084 SHREYAS V BHARADWAJ 10 10 10 10 29 27 6 21  | 31   |
| 84 1KS19EC085 SHUBHAM KUMAR 9 7 6 8 29 25 14 23   | 31   |
| 85 1KS19EC086 SINCHANA M N 10 10 8 10 30 25 11 22   | 32   |
| 86 1KS19EC087 SRINIVAS S 10 10 6 9 28 25 11 22  | 31   |
| 87 1KS19EC088 SRINIVASAN M 8 10 8 9 28 24 16 23   | 32   |
| 88 1KS19EC089 SRIRAM 10 7 10 9 27 26 1 18   | 27   |
| 89 1KS19EC090 SUHAS.M 7 7 10 8 28 26 AB 18  | 26   |
| 90 1KS19EC092 SUMUKHA VASISHTA M 10 10 6 9 30 29 15 25  | 34   |
| 91 1KS19EC093 SUSHMITHA S 10 10 8 10 29 28 14 24  | 34   |
| 92 1KS19EC094 SWAGATH AITHAL P G 10 10 10 10 28 26 18 24  | 34   |
| 93 1KS19EC095 SWATHI U 10 10 6 9 29 29 4 21   | 30   |
| 94 1KS19EC096 T N L RUTHVIK 10 7 6 8 16 27 14 19  | 27   |
| 95 1KS19EC097 TEJASHWINI P V 10 10 10 10 23 28 25 26  | 36   |
| 96 1KS19EC098 THEERTHANA S R 10 10 8 10 28 30 15 25   | 35   |
| 97 1KS19EC099 TUSHAR R VASISHTA 10 10 10 10 30 29 15 25   | 35   |
| 98 1KS19EC100 VAISHNAVI K 10 10 10 10 24 28 5 19  | 29   |

| 99  | 1KS19EC101 | VANDANA G                  | 10 | 10 | 8  | 10 | 28 | 29      | 27 | 28 | 38 |
|-----|------------|----------------------------|----|----|----|----|----|---------|----|----|----|
| 100 | 1KS19EC102 | VANDANA S                  | 10 | 10 | 6  | 9  | 30 | 29      | 7  | 22 | 31 |
| 101 | 1KS19EC103 | VIGNESH MUTHAIAH R         | 10 | 10 | 10 | 10 | 20 | 27      | 17 | 22 | 32 |
| 102 | 1KS19EC104 | VIKAS S                    | 8  | 8  | 10 | 9  | 24 | 27      | 7  | 20 | 29 |
| 103 | 1KS19EC105 | VINUTH S REDDY             | 6  | 6  | 6  | 6  | 25 | 26      | 7  | 20 | 26 |
| 104 | 1KS19EC106 | VISHAL SANJAY RAJU         | 10 | 10 | 5  | 9  | 29 | 26      | 13 | 23 | 32 |
| 105 | 1KS19EC107 | VISHNU RAATA<br>YADUNANDAN | 8  | 8  | 8  | 8  | 28 | 25      | 7  | 20 | 28 |
| 106 | 1KS19EC108 | YASHASWINI N               | 10 | 10 | 6  | 9  | 24 | 24      | 3  | 17 | 26 |
| 107 | 1KS18EC089 | SNEHA N                    | 7  | 7  | 6  | 7  | 24 | 26      | AB | 17 | -  |
| 108 | 1KS19ET002 |                            | 10 | 10 | 10 | 10 | 30 | 26      | 21 | 26 | 24 |
| 109 | 1KS19ET003 | LITCHITHA M GOWDA          | 8  | 7  | 10 | 9  | 28 | 26      | AB |    | 36 |
| 110 |            | MAHADEV A C                | 6  | 8  | 6  | 7  | 20 | 27      | 12 | 20 | 27 |
| 111 | 1KS19ET005 | MRUTHYUNJAYA<br>GUDIBANDE  | 4  | 10 | 10 | 8  | 24 | 25      | 12 | 21 | 29 |
| 112 | 1KS19ET006 | N NELBIN                   | 7  | 10 | 8  | 9  | 14 | 24      |    |    |    |
| 113 | 1KS19ET007 | NIRANJAN S RAO             | 10 | 7  | 10 | 9  | 19 | 29      | 0  | 13 | 22 |
| 114 | 1KS19ET008 | RISHI KUMAR S              | 10 | 5  | 5  | 7  | 17 | 10.0020 | 20 | 23 | 32 |
| 115 |            | ROHIT KUMAR                | 10 | 8  | 8  | 9  |    | 28      | 1  | 16 | 23 |
| 116 | 1KS19ET010 | SHREYAS C R                | 10 | 8  | 6  |    | 24 | 24      | 12 | 20 | 29 |
| 117 |            | SHWETHA K                  | 3  |    |    | 8  | 25 | 23      | 13 | 21 | 29 |
| 118 |            | VAISHNAVI S                | 7  | 10 | 8  | 7  | 29 | 20      | 22 | 24 | 31 |
| 119 |            | ANKITHA . N                | 10 | 7  | 6  | 7  | 24 | 23      | 1  | 16 | 23 |
| 120 |            | MADALA VIVEK KUMAR         |    | 5  | 5  | 7  | 22 | 26      | 3  | 17 | 24 |
| 121 | 1KS20EC400 | RANJANA P                  | 9  | 9  | 8  | 9  | 11 | 10      | 10 | 11 | 20 |
| 122 | 1KS20EC400 |                            | 9  | 9  | 8  | 9  | 16 | 20      | 4  | 14 | 23 |
|     | 1202020400 | ASTINDHO 1                 | 9  | 9  | 8  | 9  | 18 | 18      | 5  | 14 | 23 |



# K S INSTITUTE OF TECHNOLOGY

## DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

## 2020 - 21 ODD

List of students who are identified as slow learners and their marks in every internal assessment.

Subject with Code: : Computer Organization & Architecture-18EC35 Semester and Section: :  $3^{trd}$  A & B

| Sl.No | USN Number | Name of the student | 1         | nedial<br>ttendar |           | First<br>Test | Second Test<br>Marks(30) | Third Test<br>Marks (30) |
|-------|------------|---------------------|-----------|-------------------|-----------|---------------|--------------------------|--------------------------|
|       |            |                     | 19/<br>10 | 21/<br>10         | 22/<br>10 | Marks(3<br>0) |                          | 11101115 (50)            |
| 1     | 1KS19EC083 | SHREYAS<br>GOWDA    | P         | P                 | A         | 0             | 23                       | 13                       |
| 2     | 1KS19ET006 | N NELBIN            | A         | P                 | P         | 14            | 24                       | 13                       |

Name and Signature of the Faculty

Signature of the HOD



## K S INSTITUTE OF TECHNOLOGY BANGALORE

## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

### 18EC35 - COMPUTER ORGANIZATION & ARCHITECTURE

### CHALLENGING QUESTIONS

- 1. The subroutine call instruction of a computer saves the return address in a processor register called the link register, RL. What would you do to allow subroutine nesting? Would your scheme allow the subroutine to call itself?
- Register R5 is used in a program to point to the top of a stack. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:
  - (a) Pop the top two items off the stack, add them, and then push the result onto the stack.
- Three devices, A, B, and C, are connected to the bus of a computer. I/O transfers for all three devices use interrupt control. Interrupt nesting for devices A and B is not allowed, but interrupt requests from C may be accepted while either A or B is being serviced. Suggest different ways in which this can be accomplished in each of the following cases:
  - (a) The computer has one interrupt-request line.
  - (b) Two interrupt-request lines, INTR1 and INTR2, are available, with INTR1 having higher priority.
- 4. The application program in a computer system with cache uses 1400 instruction acquisition bus cycle from cache memory and 100 from main memory. What is the hit rate? If cache memory operates with zero wait state and main memory bus cycles use three wait states, what is the average number of wait states experienced during the program execution?



## K.S. INSTITUTE OF TECHNOLOGY, BANGALORE - 560109

# DEARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING TEACHING AND LEARNING PEDAGOGY REPORT

| Academic Year       | 2020-21   |
|---------------------|---|
| Name of the Faculty | Dr.B Sudarshan  |
| Course Name /Code   | Computer Organization and Architecture  |
| Semester/Section    | 3/A & B   |
| Activity Name       | KAHOOT QUIZ   |
| Topic Covered       | Basics of Computer organization and<br>Architecture                                 |
| Date                | 12.10.2020 – A section<br>25.9.2020 – B section                                     |
| No. of Participants | 48-B section<br>55-A section  |
| Objectives/Goals    | To make students understand the basics of<br>Computer organization and architecture |
| ICT Used            | KAHOOT on Mobiile   |

Sample question

Following are different computer types

#### 20sec

- 1. PC, Desktops, Workstations, Enterprise systems
- 2. PC, Laptop, Workstations, Enterprise systems
- 3. PC, Laptop, Workstations, Desktop
- 4. PC, Laptop, Desktop, Enterprise systems

| Relevant PO's                    | PO1, PO9, PO12   |
|----------------------------------|--|
| Significance of Results/Outcomes | Able to actively participate in the quiz and answer to the questions.              |
| Reflective Critique              | Students were actively participating in the quiz and requested for more such quiz. |

Proofs (Photographs/Videos/Reports/Charts/Models

https://drive.google.com/file/d/1d98p9oklvfBJDa3mYUx1MCAR5YjpzE5g/view?usp=sharing

Signature of Course In charge

Signature of HOD ECE



### K S INSTITUTE OF TECHNOLOGY BANGALORE

### DEPARTMENT OF ELECRONICS & COMMUNICATION ENGINEERING

NAME OF THE STAFF

: Dr. B Sudarshan

SUBJECT CODE/NAME

: 18EC35/COMPUTER ORGANIZATION AND

ARCHITECTURE

SEMESTER/YEAR/SEC

: III / II/ A & B

ACADEMIC YEAR

: 2020-2021

## **Question Bank**

### Module - 1

- 1. Define computer program and computer memory.
- 2. Explain different types of computer.
- 3. With a neat block diagram, explain the basic functional blocks of a computer.
- 4. Explain the steps needed to execute an instruction ADD LOCA,R0
- 5. Explain connection between processor and main memory.
- 6. Differentiate between single and multiple bus structure.
- 7. Explain the use of Buffer Register.
- 8. Define (i) System Software (ii) Compiler (iii) Text Editor (iv) File (v) OS
- 9. With the help of a time line diagram show how user program and OS share the processor.
- 10. Define processor time and elapsed time.
- 11. Explain performance equation of a processor and mention how the performance can be improved.
- 12. How are signed numbers and characters stored in memory?
- 13. Differentiate between Big-Endian and Little-Endian Assignments with examples.
- 14. Explain Register Transfer Notation.
- 15. Explain basic Instruction Types.
- 16. Compare Straight Line and Branch Sequencing.
- 17. Explain some commonly used condition code flags. Why are condition codes used?.

### Module - 2

- 1. Explain different addressing modes with examples.
- 2. Write an assembly language program to add N numbers using indirect addressing mode.
- 3. Write an assembly language program to add the scores of N students in each test and store it in memory location SUM1, SUM2, SUM3.
- 4. Differentiate between auto increment and auto decrement addressing modes with examples.
- 5. Define (i) Assembly language (ii) Assembler (iii) Source program (iv) Object program (v) mnemonics

- 6. Explain Assembler Directives with examples.
- 7. Explain the general format of an assembly language statement.
- 8. What is an assembler? Why is it used? What is 2 pass assembler?
- 9. What is Loader program? Why is it used?
- 10. What is debugger program? Why is it used?
- 11. How are decimal, binary and hexadecimal numbers represented?
- 12. Explain the bus connection for processor, keyboard and display.
- 13. Differentiate between memory mapped and program mapped I/O with examples.
- 14. Write an assembly language program to read a line of character and display it.
- 15. Compare Stack and Queue with examples.
- 16. Write and explain the instructions for SAFE PUSH and SAFE POP operations in a stack.
- 17. Define subroutines. Explain the procedures for passing parameters to subroutines.
- 18. Explain subroutine nesting.
- 19. Explain different types of shift and rotate operations with examples.
- 20. Registers R1 and R2 of a computer contain the decimal values 1200 and 4600. What is the effective address of the memory operand in each of the following instructions
- 21. Explain PUSH and POP operations of a stack with relevant instructions.
- 22. Register R5 is used to point to the top of a stack. Perform the following tasks using Index, Autoincrement and Autodecrement addressing modes.
- a. Pop top 2 items off the stack, add them and then push the result to the top of the stack.
- b. Pop the 5th item from the stack.

#### Module - 3

- 1. Explain the registers in keyboard and display interfaces.
- 2.Define
- (a) Interrupt request signal (b) Interrupt acknowledge signal (c) Interrupt latency (d) Real Time Processing
- 3. Compare Subroutine and Interrupt Service Routine.
- 4. With a neat diagram explain the equivalent circuit used to implement common Interrupt request line.
- 5. Define Interrupts. Point out the methods of enabling and disabling interrupts.
- 6. List the sequence of events involved in handling an interrupt request from a single device.
- 7. Explain two methods of handling multiple devices during interrupts.
- 8. What is interrupt nesting? With a neat block diagram explain the implementation of Interrupt priority using individual request and acknowledge lines.
- Compare Daisy Chain scheme with the scheme which is the combination of Daisy Chain and individual request and acknowledge lines for handling multiple interrupt requests.
- 10. Write an Assembly language program to read an input line from the keyboard and store the characters in successive byte locations in the memory starting at location LINE.
- 11. With a neat diagram explain DMA controller.
- 12. Explain the process of execution of ISR.
- 13. Explain with a neat diagram the hardware required to implement a common interrupt request line.
- 14. Explain different methods of handling multiple devices.
- 15. Explain the methods of handling simultaneous requests.

#### Module - 4

- 1. Apply the concept of virtual memory to make a program fit into the main memory.
- Compare SRAM and DRAM memory cell.
- 3. Draw and explain the internal organization of 2Mx8 asynchronous DRAM chip.
- 4. Explain the principle of working of magnetic disk.
- 5. Illustrate the organization of 1Kx1 memory chip.
- 6. Make use of a neat diagram explain the working of CMOS memory cell.
- 7. Compare Flash Drives and Hard Disk Drives.
- 8. Define ROM and Analyze different types of ROMs.
- 9. Explain the connection of memory to the processor.
- 10. Define memory access time and memory cycle time.
- 11. Explain the internal organization of bit cells in the memory chip.
- 12. Explain the working of static RAM cell;
- 13. Explain the working of Asynchronous DRAM cell.
- 14. Explain (i) Disk buffer (ii) Disk controller
- 15. Define Booting and explain the process of booting.
- 16. What are floppy disks. List the advantages and disadvantages of the same.
- 17. Explain RAID Disk Arrays.

#### Module - 5

- 1. Write the sequence of operations and timing diagram for the instruction MOV (R1), R2
- 2. Write the sequence of control steps required for the following instruction using single bus architecture. Add (R3), R1
- 3. Write the sequence of control steps required for single bus structure for the following Instruction: Add the contents of memory location NUM to register R1.
- 4. Explain the single bus organization of data path inside a processor.
- 5. Explain the implementation of 1 bit register.
- 6. Write the sequence of operations to add the contents of register R1 with the contents of register R2 and store the result in R3.
- 7. Write the sequence of steps for the following instructions

MOV (R1), R2 MOV R2, (R1)

- 8. Draw and explain multiple bus organization of CPU. Write the control sequence for the instruction Add R4, R5, R6 for the multiple bus organization.
- 9. Explain with neat diagram micro-programmed control method for design of control unit and write the micro-routine for the instruction Branch < 0.
- 10. Write the micro-routine for the instruction Branch < 0 and explain the organization of control unit for unconditional branch instruction.
- 11. Explain Hardwired Control Unit Organization in a processing unit.
- 12. Explain with a neat block diagram the structure of a complete processor.
- 13. Write and explain the control equations to generate Z and End control signals and represent the same using gates.

- 14. Explain Single Bus Organization of data path inside a processor.
- 15. Explain input and output gating for registers.
- 16. Define multiphase clocking.
- 17. Explain the implementation of 1 bit register.
- 18. Explain the process of Fetching a word from memory with the help of timing diagram and write the control sequence for the same.
- 19. Explain the process of storing a word into memory and write the control sequence for the same.
- 20. Write and explain the control sequences for unconditional and conditional branch nstructions.
- 21. Explain with a neat diagram, three bus organization of the data path.

# Third Semester B.E. Degree Examination, July/August 2021 **Computer Organization and Architecture**

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions.

| b. Explain how user program and OS routine are sharing processor with printer. (08  | S Marks)<br>B Marks)<br>S Marks)  |
|---|-----------------------------------|
| c. Illustrate instruction execution and straight line sequencing for the program C ←[A  | Marks)                            |
| <ul> <li>a. List the generic addressing modes with assembler syntax and addressing function. (10</li> <li>b. Explain shift and any two rotate instructions with relevant diagrams. (10</li> </ul> | (Marks)<br>(Marks)                |
| b. Explain stack concept with relevant diagrams. (08  | SUM'.  3 Marks) 3 Marks) 4 Marks) |
| 5 a. Explain I/O interface for input device and also write the assembly program that re one LINE from the keyboard and echoes it back to the display.  (10  |                                   |
| b. Explain memory mapped I/O access.  (06   | Marks)<br>Marks)<br>Marks)        |
| b. Explain internal organization of 2M × 8 dynamic memory chip.  (08)   | Marks)<br>(Marks)                 |
| b. Explain virtual memory organization. (06   | Marks)<br>Marks)<br>Marks)        |
| b. List the steps involved in memory read operation and also draw corresponding   | Marks)<br>timing<br>Marks)        |
| 10 a. Write the control sequence for execution of the instruction Add (R <sub>3</sub> ), R <sub>1</sub> . (06   | Marks)                            |

2. Any revealing of identification, appeal to evaluator and for equations written eg. 42+8 - 50, will be treated as malpraetice Important Note : 1. On completing your answers, co. Alsority draw diagonal cross lines on the remaining blank



USN 9 ET K 5 1

18EC 35

(08 Marks)

# Third Semester B.E. Degree Examination, July/August 2021 **Computer Organization and Architecture**

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions.

| 1  | a.<br>b.<br>c. | the second first the second first second sec | (06 Marks)<br>(08 Marks)<br>(06 Marks) |
|----|----------------|--|--|
| 2  | a.<br>b.<br>c. | Perform using 2's complement arithmetic: (i) $-5 + (-2)$ (ii) Subtract $-5$ from $-7$ Explain BIG-ENDIAN and LITTLE-ENDIAN assignment. Illustrate instruction execution and straight line sequencing for the program ( $\leftarrow$ [Assume that each instruction is 4 byte].  | (06 Marks)                             |
| 3  | a.<br>b.       | List the generic addressing modes with assembler syntax and addressing function. Explain shift and any two rotate instructions with relevant diagrams.   | (10 Marks)<br>(10 Marks)               |
| 4  |                | Write assembly language program to add 'N' numbers and store the result Assume the following address:  (i) Program should start from '100'.  (ii) 'N' is stored at 204  (iii) Numbers are stored in memory from the address 208. Each number is 4 byte:  (iv) 'SUM' is stored at 200  (v) Assume each instruction is 4 byte  Explain stack concept with relevant diagrams.  List the steps involved in 'CALL' and 'RETURN' instructions.   |  |
|    | 120            |  |  |
| 5  | a.<br>b.       | Explain I/O interface for input device and also write the assembly program that one LINE from the keyboard and echoes it back to the display.  Explain methods used for enabling and disabling interrupts.   | (10 Marks)<br>(10 Marks)               |
| 6  | a.<br>b.<br>c. | Explain daisy chain method used for handling simultaneous interrupt request. Explain memory mapped I/O access. Explain use of DMA controller in computer system.   | (06 Marks)<br>(06 Marks)<br>(08 Marks) |
| 7  |                | Calculate number of address lines required to access following memory: (i) 64 KB (ii) 512 MB (iii) 256 KB (iv) 8 GB  Explain internal organization of 2M × 8 dynamic memory chip.  Explain different types of nonvolatile memory.  | (04 Marks)<br>(08 Marks)<br>(08 Marks) |
| 8  | a.<br>b.<br>c. | Explain cache memory and its relevant terms. Explain virtual memory organization. Explain magnetic disk principles.  | (08 Marks)<br>(06 Marks)<br>(06 Marks) |
| 9  | a.<br>b.       | List the steps involved in memory read operation and also draw corresponding   | (10 Marks)<br>ng timing<br>(10 Marks)  |
| 10 | a.<br>b.       | Evaloin blook discourse Community  | (06 Marks)<br>(06 Marks)               |

c. Explain micro programmed control concept.

# Third Semester B.E. Degree Examination, Jan./Feb. 2021 Computer Organization and Architecture

Time: 3 hrs. Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.

2. Write neat diagrams wherever necessary.

# Module-1

- a. With a neat diagram, describe the functional units of a computer. Give few examples for LO devices.

  (06 Marks)
  - Discuss IEEE standard for single-precision and double-precision floating point numbers, with standard notations.
  - c. Develop an Assembly Language Program (ALP) for the expression Y = Ax² + BCx + D using 3-address, 2-address and 1-address instruction formats. Assume A, B, C, D, Y as memory locations and x as immediate data. (08 Marks)

# OF

- With a neat diagram, discuss the operational concepts in a computer highlighting the role of PC, MAR, MDR and IR. (08 Marks)
  - b. Perform subtraction on the following pairs of numbers using 5-bit signed 2's-complement format. Indicate about overflow in each case:
    - i) +10 and -8 ii) +12 and +9 iii) -15 and -9 iv) -14 and +5 (08 Marks)
  - Distinguish between Big-endian and little-endian memory assignment. With a neat sketch, show how the number 26789435 is stored using these methods. (04 Marks)

## Module-2

- a. Define addressing mode. Explain any four basic addressing modes with syntax and examples. (08 Marks)
  - b. What is subroutine? With a pseudocode or program segment, illustrate parameter passing using registers. (06 Marks)
  - c. Consider a database of marks scored by students in 3 tests, stored in memory starting at address LIST. Each student record consists of studentID followed by marks in 3 tests. Assume each of these to be 4 bytes in size. There are 50 students in the class and this value is stored at location NUM.
    - Sketch the memory map showing all details
    - Develop an ALP using Indexed Addressing mode, to compute the sum of scores by all
      the students in Test2 and store the result in location SUM. Write appropriate
      comments. (06 Marks)

### OR

- 4 a. Discuss Auto-increment and Auto-decrement addressing modes with syntax. Consider a set of numbers (each 4 bytes in size) stored in memory starting at address TABLE. Total numbers are N and this value is stored at location LOCN.
  - i) Sketch the memory map showing all details
  - Develop an ALP using Auto-increment addressing mode, to compute the sum of all numbers and store the result at memory address RESUTL. Write appropriate comments. (08 Marks)

b. Define stack. Explain PUSH and POP operations on stack with neat sketches and examples Consider a register R1 to size 16-bits with initial data 5867<sub>d</sub>. With next sketches, depict the output in each case, after performing the following operations: ii) AshiftR #1, R1 [iii) RotateR #1, R1 LshiftL #2, R1 Note: For each operation, R1 value is to be taken as 5867d and carry flag is indicated cleared. Module-3 Distinguish between memory mapped I/O and standard I/O. Write a program segment to read a line of text from keyboard and display it. What is interrupt priority? Why is it necessary? With relevant diagram, discuss daisy-chain method of handling multiple interrupt requests. Explain distributed arbitration mechanism in DMA with a neat diagram. (06 Marks) OR With a neat diagram, discuss implementation of interrupt priority using individual request (06 Marks) and acknowledge lines. b. Briefly explain: i) Vectored interrupts and (ii) Registers in a DMA interface. (06 Marks) c. Explain centralized arbitration mechanism in DMA with a neat sketch and timing diagram. (08 Marks) Module-4 a. Classify memory in a computer. With a neat diagram, describe the organization of 2M × 8 (08 Marks) DRAM chip. b. What is cache memory? Explain direct mapping technique with a neat diagram. (08 Marks) (04 Marks) c. Briefly discuss the concept of virtual memory with a diagram. OR Briefly explain the working of 1-bit CMOS SRAM cell with a schematic. (06 Marks) b. What is mapping function? Explain set-associative cache mapping technique with a relevant (08 Marks) c. With a neat diagram, explain the principle of working of magnetic disk. (06 Marks) Module-5 a. Explain single-bus organization of data path in a processor with a neat diagram. Highlight (08 Marks) the importance of gating signals. b. Develop the complete control signal sequence for the instruction Add (R1), R3 with (06 Marks) appropriate remarks. (06 Marks) c. Discuss micro programmed control unit design with relevant diagrams. OR a. List different ways of improving CPU performance. With a neat diagram, discuss three-bus organization of CPU. Compare the performance with single-bus organization. b. Discuss Hardwired control unit organization with relevant diagrams and illustrate the logic to generate Zin control signal. (08 Marks)

8

10

c. Define the following:i) Gating signal

iii) Microroutine

iv) Control store. (04 Marks)

ii) Control word

# DOWNLOAD THIS FREE AT

# www.vturesource.com

# GBG2 SCHEME

# Third Semester B.E. Degree Examination, Dec.2019/Jan.2020 Computer Organization and Architecture

Time: 3 hrs.

Max. Marks: 11

Note: Answer any FIVE full questions, choosing ONE full question from e

### Module-1

- With a neat diagram, explain basic operational concept of computer. Explain in brief different types of key parameters that affect the pr (05 Marks)
  - Explain the Bus Structures.

(05 Marks)

Illustrate Instruction and Instruction sequencing with an examp (10 Marks) Define Byte Addressability, Big-endian and Little-endian assignment (06 Marks) Represent 85.125 in IEEE floating point using single precision (04 Marks)

# Module-2

What is an addressing mode? Explain any five trees of addressing modes with example.

(10 Marks) Write a program to add 'n' number using indirect addressing mode.

Explain various assembler directives used in assembly language program. (06 Marks)

(04 Marks)

- Explain stack operation with an example (10 Marks)
- Explain subroutine linkage with an example using linkage register. (06 Marks)
- c. Explain the shift and rotate operations with example. (04 M. rks)

# bdule-3

- 5 a. Showing the possible register configuration in 1/O interface, explain program controlled input/output. (10 Marks)
  - What is an interpupt? With an example illustrate the concept of interrupt. (10 M. rks)

- Explain in detail, the stuations where a number of devices capable of initiating inter-upts are connected in processor. How to resolve the problems?

  (10 M=rks) Explain the registers involved in a DMA interface, to illustrate DMA.
  - (06 Marks) Explain the concept of Vectored Interrupt.

# (04 Marks)

Module-4

- (10 Marks)
- White figure, explain Internal Organization of 2M×8 dynamic memory chip. Illustrate Internal structure of static memories.

### (10 Marks)

With a neat diagram, explain virtual memory organization. (10 Marks) Briefly explain any four non-volatile memory concepts.

OR

(05 Marks)

Briefly explain secondary storage devices.

(05 Marks)


1 of 2

School rage

19.0

# DOWNLOAD THIS FREE AT

# www.vturesource.com



- 10 a. With a block diagram, describe the organization of a micro programmed control
  - b. Describe the sequence of control signals to be generated to fetch memory in a single bus organization.

2 of 2

# CBCS SCHEME

18EC35 USN Third Semester B.E. Degree Examination, Aug./Sept.2020 **Computer Organization and Architecture** Max. Marks: 100 Time: 3 hrs. Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Explain the operation of computer with neat block diagram. (10 Marks) Explain computer basic performance equation. (04 Marks) c. Explain following with an example: i) Three - address instruction iii) One - address instruction. ii) Two - address instruction (06 Marks) Explain Single -BUS structure in computer. (06 Marks) Explain system software functions in computer. (06 Marks) b. What is Operating system? Explain user program and OS routine sharing the processor. (08 Marks) Module-2 Explain Big-Endian and Little-Endian with neat diagram. (08 Marks) Explain memory operations with examples. (04 Marks) c. Explain condition codes with examples. (08 Marks OR Discuss following addressing modes with example: i) Immediate ii) Register iii) Direct iv) Indirect (10 Marks) b. What are assembler directive? Explain any five assembler directives. (10 Marks) Module-3 With a neat diagram, explain how to interface printer to the processor. (10 Marks) 5 b. Define Interrupt. Point out and explain the various ways of enabling and disabling interrupts. (10 Marks) OR Explain the following method of handling interrupts from multiple devices. 6 i) Daisy chain method ii) Priority structure. (10 Marks) b. Explain operation of DMA with neat diagram. (10 Marks) Module-4 a. Explain internal organization of 16 × 8 memory chip. (10 Marks) b. Discuss a single-transistor dynamic memory cell. (06 Marks) c. Write a note on Virtual Memory. (04 Marks) OR Draw and explain the internal organization of 2M × 8 asyndronous DRAM Chip. (08 Marks) b. Describe the principles of magnetic disk. (06 Marks) What is mapping? Explain set associative cache mapping techniques. (06 Marks) Module-5 Discuss with neat diagram, the single bus organization of data path inside a processor. (10 Marks) What are the action required to execute a complete instruction ADD(R3), R1. (10 Marks) Draw and explain multiple bus organization of CPU. (10 Marks) b. Draw and explain organization of the control unit to allow conditional branching in the microprogram. (10 Marks)

# CBCS SCHEME

USN

Third Semester B.E. Degree Examination, June/July 2018 Computer Organization

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from such modules

### Module-1

- Define Addressing Mode. Give the details of different addressing mode
  - Describe the basic operational concepts between the processor a (08 Marks)

- What is Subroutine? How to pass parameters to subroutines Illustrate w an example.
  - b. How to encode assembly instructions into 32-bit words? Explain with examples. (08 Marks)

- Define Bus Arbitration. With diagrams, explain the centralized bus arbitration mechanism.
  - With the help of timing diagram, briefly discuss the main plases of SCSI bus involved in its operation. (08 Marks)

- With neat diagrams, explain how to interface printer to the processor. Explain the following methods of handling interrupts from multiple devices. (08 Marks)
  - - i) Interrupt nesting/priority structure Daisy chain method. (08 Marks)

### Module

- a. Describe how to translate virtual address into physical address with diagram. (08 Marks)
  - b. Draw and explain the internal organisation of 2M × 8 asynchronous DRAM chip. (08 Marks)

- Describe any two mapping function
  - Describe the principles of magnetic disk.

### (08 Marks) (08 Marks)

- Module-4
- Perform the operations on 5'- bit signed numbers using 2's complement system. Also indicate whether overflow has occurred.
  i) (-10) (-13)
  ii) (-10) - (-13) (06 Marks)
  - iii) (-2) + (-9).
  - b. Perform and multiplication of 13 and -6 using Booth algorithm and Bit pair recoding method{ (10 Marks)

- Perform the restoring division for 8 + 3 by showing all the steps. (06 Marks)
  - Explain the logic diagram of 4 bit carry look ahead adder and its operations. (10 Marks)

### Module-5

- Praw and explain multiple bus organization along with its advantages. (10 Marks) rite down the control sequence for the instruction Add (R3), R1 for single bus
  - pization. (06 Marks)

- With block diagram, explain the general requirements and working of digital camera.
  - (10 Marks) Write the control sequence for an unconditional branch instruction. (06 Marks)

# OWNLOAD THIS FREE AT

# www.vturesource.com

|   |          |     | CBCS Scheme  | 5                        |
|---|----------|-----|--|--------------------------|
|   | US?      | • [ |  | 15C534                   |
|   |          |     | Third Semester B.F. Dogree Francisco   |                          |
|   |          |     | Third Semester B.E. Degree Examination, June/July 2017                         |                          |
|   |          |     | Commutano  | A                        |
|   |          |     | Computer Organization  |                          |
|   | Ti       | me: | 3 hrs. Max. Ma   | on                       |
| e,  |          | N   | ote: Answer any FIVE full questions, choosing one full question cach nod       | nle                      |
| race  |          |     | A A  | uic.                     |
| 重   |          |     | · Module-1   |                          |
| 2   | 1        | 2   | With a neat block diagram discuss the basic operational concept of a computer. | (06 Marks)               |
| cate  |          | ь.  | and the methods to improve the performance of completer                        | (04 Marks)               |
| # Q   |          | C.  | CADISIN DIE-Englan, little lindian and arrignment but.                         | (06 Marks)               |
| 2 E   |          |     |  |                          |
| S   | 2        | а.  | What are addressing mades? Full is a line A                                    |                          |
| 2.5   | _        | _   | What are addressing modes? Explain the different 1 types addressing modes with | example.                 |
| <u> </u>  |          | Ь.  | write the use of Rotale and shift instruction with example                     | (08 Marks)               |
| 5 5   |          | C.  | What is stack and queue? Write the line of collection in the                   | (04 Marks)<br>(04 Marks) |
|   |          |     |  | ,                        |
| S V   |          |     | Module-2   |                          |
| 1 E   | 3        | a.  | Define bus arbitration? Explain detail any one approach of bus arbitration.    | (08 Marks)               |
| 2 2   |          | b.  | what are priority interrupts? Explain any one interrupt priority scheme        | (04 Marks)               |
| 10/   |          | C.  | Write a note on register in DMA interface.                                     | (04 Marks)               |
| 2 E   |          |     |  |                          |
| W E   | 4        | a   | With a block diagram explain ow the printer interfaced to processor.           | /00 b ( b . )            |
| N of  |          | b.  | Explain the following with respect to U.S.B                                    | (08 Marks)               |
| 5 2   |          |     | i) U.S.B Architecture  |                          |
| apea<br>Spea  |          |     | ii) U.S.B protocols.   | (08 Marks)               |
| . a   |          |     |  |                          |
| S S S S S S S S S S S S S S S S S S S   | 5        | •   | Module-3   |                          |
|   | 3        | a.  | Define: i) Memory Latency  |                          |
| 100   |          |     | ii) Nemory bandwidth   |                          |
| 300   |          |     | iii Hit-rate   |                          |
| 5 5<br>5 4  |          |     | Miss penality,   | (04 Marks)               |
| 5 5   |          | b.  | With a neat diagram explain the internal organization of a 2M×8 dynamic memory | chip.                    |
| δĘ  |          | c.  | Explain associative mapping technique and set Associative mapping technique.   | (06 Marks)               |
| - ~   |          |     | that the mapping rectander and set associative mapping technique.              | (06 Marks)               |
| ž   |          | 8   | ▲ OR   |                          |
| Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  2. Any revealing of identification, appeal to evaluator and for equations written eg. 4248 = 50, will be treated as malpractice. | 4        | a   | What is virtual memory? With a diagram explain how virtual memory address is   | translated.              |
| odu<br>odu  |          | -   |  | (08 Marks)               |
| - ,4  |          | D.  | i) Magnetic tape system  |                          |
| -   |          | -   | ii) Flash memory.  | (08 Marks)               |
| - A   | <b>A</b> | -   |  | (AQ (MINEKS)             |
| -4000   | All A    |     | 1 -62  |                          |

ALL BRANCHES | ALL SEMESTERS | NOTES | QUESTON PAPERS | LAB MANUALS A Vturesource Go Green initiative

# www.vturesource.com

5CS3

|    |      | Madula 4   | •          |
|----|------|--|------------|
| 7  | a.   | representation system. Also indicate whether overflow has occurred.              | np men     |
|    | b.   |  | 05 Marks   |
|    | c.   | Explain the concept of carry save addition for the multiplication operation, M×C | ) = P for  |
|    | •    | 4-bit operands with diagram and suitable example.                                | 07 Marks   |
|    | ¥.,  | OR A   |            |
| 8  | a.   | Multiply the following signed 2's complement numbers using Booth's               | algorithm  |
|    |      | multiplicand = (010111) <sub>2</sub> , multiplier = (110110) <sub>2</sub> .      | 05 Marks   |
|    | Ь.   | Perform division operation on the following unsigned numbers using the restoring | method     |
|    |      | Dividend = $(10101)_2$ Divisor = $(00100)_2$ ,                                   | 05 Marks   |
|    | c.   | With a neat diagram, explain the floating point addition/subtraction unit.       | 06 Marks   |
|    |      | Module-S   |            |
| 9  | 8.   |  | ce for the |
|    | 0.59 | mistruction and k4, k5, ko for the manapic ousen Butternon.                      | 08 Marks   |
|    | ь.   |  | 08 Marks   |
| 10 | a.   | With block diagram, explain the working of microwave oven in an embedded syste   | nı.        |
|    | ۵.   | Will block diagram, explain the territory  | 08 Marks   |
|    | b.   | With block diagram, explain parallel I/O interface.                              | (08 Marks  |
|    |      | 10   |            |
|    |      |  |            |
|    |      |  |            |

2 of 2

# K.S.Institute of Technology,Bangalore -109 Department of Electronics and Communication Engg 3RD sem Course End Survey 2020-21

COURSE : Computer Organization & Architecture

COURSE CODE: 18EC35

Q1.Rate your understanding on basic structure of a computer

Q2.Rate your level of understanding of I/O devices and their handling

Q3.Rate your ability to apply the knowledge gained in interrupts

Q4.Rate your ability to analyze the operations of control unit

Q5.Rate your level of analyzing simple instructions and programs

| SI<br>No | Date      | USN        | Student Name                    | Section | Faculty Name   | Q1 | Q2 | Q3 | Q4 | Q5 |
|----------|-----------|------------|---------------------------------|---------|----------------|----|----|----|----|----|
| 1        | 3/12/2021 | 1KS18EC085 | Shubham Kumar singh<br>A        | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 2        | 3/12/2021 | 1KS18EC089 | Sneha                           | III-B   | Dr.Sudarshan B | 1  | 3  | 3  | 3  | 3  |
| 3        | 3/12/2021 | 1KS19EC001 | Abhilash A S                    | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 4        | 2/26/2021 | 1KS19EC002 | ABHISHEK C                      | III-A   | Dr.Sudarshan B | 3  | 2  | 2  | 2  | 2  |
| 5        | 3/12/2021 | 1KS19EC003 | Aishwarya basavaraja<br>kembavi | III-A   | Dr.Sudarshan B | 3  | 2  | 3  | 3  | 2  |
| 6        | 2/26/2021 | 1KS19EC004 | Aishwarya MG                    | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 2  | 2  |
| 7        | 3/12/2021 | 1KS19EC004 | Aishwarya MG                    | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 8        | 3/12/2021 | 1KS19EC005 | AKSHAY KUMAR D                  | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 9        | 3/12/2021 | 1KS19EC006 | Akshitha                        | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 10       | 3/12/2021 | 1KS19EC007 | AMRUTA                          | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 11       | 3/12/2021 | 1KS19EC008 | Amulya R                        | III-A   | Dr.Sudarshan B | 3  | 3  | 2  | 3  | 3  |
| 12       | 2/26/2021 | 1KS19EC009 | Anitha.S                        | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 2  |
| 13       | 2/26/2021 | 1KS19EC010 | Anjali Y J                      | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 14       | 3/12/2021 | 1ks19ec011 | Archana Yadav M                 | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 15       | 3/12/2021 | 1KS19EC012 | Ashritha.R                      | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 16       | 3/12/2021 | 1KS19EC014 | Bhavana S                       | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 17       | 3/12/2021 | 1KS19EC015 | Chaitra p                       | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 2  | 2  |
| 18       | 2/26/2021 | 1KS19EC016 | Chandan RAJ Y                   | III-A   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 19       | 2/26/2021 | 1KS19EC017 | Rajasekhar                      | III-A   | Dr.Sudarshan B | 3  | 2  | 2  | 2  | 3  |
| 20       | 3/12/2021 | 1KS19EC017 | Chandana                        | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 21       | 2/26/2021 | 1KS19EC019 | Chiranthana<br>Yogananda.K      | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 22       | 3/12/2021 | 1KS19EC020 | 1                               | III-A   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 3  |

| SI<br>No | Date      | USN        | Student Name                | Section | Faculty Name    | Q1 | Q2 | Q3 | Q4 | Q5 |
|----------|-----------|------------|-----------------------------|---------|-----------------|----|----|----|----|----|
| 23       | 2/26/2021 | 1KS19EC021 | Danesh Raju v               | III-A   | Dr. Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 24       | 3/12/2021 | 1KS19EC022 | Davino Joseph               | III-A   | Dr. Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 25       | 3/12/2021 | 1KS19EC023 | DHANYA SUKANTH<br>B.K.      | III-A   | Dr. Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 26       | 3/12/2021 | 1KS19EC024 | Dheemanth kn                | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 27       | 2/26/2021 | 1KS19EC025 | Disha Shivani               | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 3  | 2  |
| 28       | 2/26/2021 | 1KS19EC026 | Eram fathima                | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 2  | 2  |
| 29       | 3/12/2021 | 1KS19EC027 | Gayathri.P.K                | III-A   | Dr.Sudarshan B  | 2  | 2  | 2  | 2  | 2  |
| 30       | 3/12/2021 | 1KS19EC028 | Gayathri R Warrier          | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 31       | 3/12/2021 | 1KS19EC029 | GONUGUNTLA SAI<br>SIDDARTHA | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 32       | 3/12/2021 | 1KS19EC030 | Gowri                       | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 33       | 3/14/2021 | 1KS19EC032 | Harshitha by                | III-A   | Dr.Sudarshan B  | 2  | 3  | 2  | 2  | 3  |
| 34       | 3/12/2021 | 1KS19EC033 | Hemanth                     | III-A   | Dr.Sudarshan B  | 3  | 2  | 2  | 3  | 3  |
| 35       | 2/26/2021 | 1KS19EC035 | Jagruti pai                 | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 36       | 2/26/2021 | 1KS19EC036 | Jayanth. MB                 | III-A   | Dr.Sudarshan B  | 3  | 2  | 2  | 2  | 3  |
| 37       | 2/26/2021 | 1KS19EC037 | Manogna K M                 | III-A   | Dr.Sudarshan B  | 3  | 2  | 2  | 3  | 2  |
| 38       | 2/26/2021 | 1KS19EC038 | Karthik.k                   | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 3  | 2  |
| 39       | 3/12/2021 | 1KS19EC039 | Kashyap p                   | III-A   | Dr.Sudarshan B  | 3  | 2  | 2  | 2  | 2  |
| 40       | 3/12/2021 | 1KS19EC040 | Krupa A                     | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 2  | 3  |
| 41       | 2/26/2021 | 1KS19EC041 | Kruthik s                   | III-A   | Dr.Sudarshan B  | 2  | 3  | 1  | 3  | 3  |
| 42       | 3/12/2021 | 1KS19EC042 | LAKSHMAN KUMARA.<br>B       | III-A   | Dr.Sudarshan B  | 2  | 2  | 2  | 2  | 2  |
| 43       | 3/12/2021 | 1KS19EC043 | Likitha H                   | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 44       | 3/12/2021 | 1KS19EC044 | M.Lokeshwari                | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 45       | 3/12/2021 | 1KS19EC045 | Manu N Kandra               | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 46       | 3/12/2021 | 1KS19EC046 | Meghana H P                 | III-A   | Dr.Sudarshan B  | 3  | 3  | 3  | 3  | 3  |
| 47       | 3/12/2021 | 1KS19EC047 | MOHAMMAD<br>RAKHEEB M R     | III-A   | Dr.Sudarshan B  | 2  | 2  | 2  | 2  | 2  |
| 48       | 3/12/2021 | 1KS19EC048 | Mohith Kumar G              | III-A   | Dr.Sudarshan B  | 2  | 2  | 2  | 2  | 2  |
| 49       | 2/26/2021 | 1KS19EC049 | MONIKA V ARYA               | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 2  | 3  |
| 50       | 2/26/2021 | 1KS19EC050 | Monisha B K                 | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 3  | 2  |
| 51       | 3/12/2021 | 1KS19EC051 | N.Anila                     | III-A   | Dr.Sudarshan B  | 2  | 2  | 2  | 2  | 2  |
| 52       | 3/12/2021 | 1KS19EC053 | Nisargak                    | III-A   | Dr.Sudarshan B  | 1  | 1  | 1  | 1  | 1  |
| 53       | 3/12/2021 | 1KS19EC054 | Nithin D                    | III-A   | Dr.Sudarshan B  | 3  | 3  | 2  | 2  | 3  |

| SI | Т  | Date      | USN          | Student Name   | Section | Faculty Name   | Q1  | Q2 | Q3 |   | 04 | Q5  |
|----|----|-----------|--------------|--|---------|--|-----|----|----|---|----|-----|
| No | -  |           |              | Pavan Kumar G R  | III-A   | Dr. Sudarshan B  | 3   | 2  | 2  |   | 2  | 2   |
| 54 | +  |           |              | Pokuri Mounika   | III-A   | Dr.Sudarshan B   | 2   | 2  | 3  |   | 3  | 3   |
| 55 | -  |           | 1KS19EC057   | Pooja Sp   | III-A   | Dr.Sudarshan B   | 3   | 2  | 2  |   | 2  | 2   |
| 56 | +  |           | 1ks19ec058   | Pradeep gaded  | III-A   | Dr.Sudarshan B   | 3   | 3  | 3  |   | 3  | 3   |
| 57 | +  | 503       |              | Prakash Chegore  | III-A   | Dr.Sudarshan B   | 2   | 2  | 2  |   | 2  | 2   |
| 58 | +  |           | 1KS19EC059   | Prashanth SK   | III-A   | Dr.Sudarshan B   | 3   | 2  | 3  |   | 2  | 3   |
| 59 | +  |           | 1KS19EC061   | Praveen Kumar.N  | III-A   | Dr.Sudarshan B   | 2   | 2  | 2  |   | 2  | 2   |
| 60 | +  |           | 1KS19EC062   | PREETHAM G H   | III-A   | Dr.Sudarshan B   | 3   | 2  | 2  |   | 2  | 3   |
| 6  | +  |           | 1KS19EC063   | 7. 1000  | III-A   | Dr.Sudarshan B   | 3   | 2  | 1  | 2 | 3  | 3   |
| 62 | 2  |           | 1KS19EC064   | Priyanka K   | III-A   | Dr.Sudarshan B   | 3   | 3  |    | 3 | 3  | 3   |
| 6  | 3  | 3/12/2021 | 1KS19EC065   | Radhakrishna L   |         | Dr.Sudarshan B   | 2   | 2  |    | 2 | 2  | 2   |
| 6  | 4  | 3/12/2021 | 1KS19EC066   | Rajalakshmi S  | III-A   | Dr.Sudarshan B   | 2   | 2  | +  | 2 | 2  | 2   |
| 6  | 5  | 3/12/2021 | 1KS19EC067   | Ramya sree   | III-B   |  | 2   | 3  | +  | 2 | 3  | 3   |
| 6  | 6  | 3/12/2021 | 1KS19EC068   | Rangaswamy u   | III-B   | Dr.Sudarshan B   | 3   | 3  | _  | 3 | 3  | 3   |
| 6  | 7  | 3/12/2021 | 1KS19EC069   | Rohan K R  | III-B   | Dr.Sudarshan B   |     | 2  | -  | 2 | 2  | 2   |
| 6  | 88 | 2/26/2021 | 1KS19EC070   | SK Bharatesh   | III-B   | Dr.Sudarshan B   | 3   | -  | +  | 3 | 2  | 3   |
| 6  | 39 | 3/12/202  | 1 1KS19EC071 | Sabarish IJ  | III-B   | Dr.Sudarshan B   | +   | 2  | +  | - | 2  | 2   |
| -  | 70 | 2/26/202  | 1 1KS19EC072 | Sahana.K.S   | III-B   | Dr.Sudarshan B   | 3   | 2  | +  | 2 |    | 2   |
| -  | 71 | 3/12/202  | 1 1KS19EC073 | Sahana.S   | III-B   | Dr.Sudarshan B   | 2   | 2  | -  | 2 | 2  |     |
| -  | 72 | 3/1/202   | 1 1KS19EC074 | Sai Priya TS   | III-B   | Dr.Sudarshan E   | 2   | 2  | -  | 2 | 2  | 2   |
| H  | 73 |           | 1 1KS19EC07  | West control of the Name   | III-B   | Dr.Sudarshan E   | 3   | 3  | 5  | 3 | 3  | 3   |
| -  | 74 |           | 1 1KS19EC07  | President State of the State of | III-B   | Dr.Sudarshan E   | 3 2 | 2  | 2  | 2 | 2  | 2   |
| -  | 75 |           | 1 1KS19EC07  |  | III-B   | Dr.Sudarshan B   | 3 2 | 2  | 2  | 3 | 3  | 3   |
| -  | -  |           | 1 1KS19EC07  | in the last of the | III-B   | Dr.Sudarshan I   | 3 2 | :  | 2  | 2 | 2  | 2   |
| +  | 76 | 3/11/202  |              |  | · III-E | Dr.Sudarshan   | В 2 |    | 2  | 2 | 2  | 2   |
| ŀ  | 77 |           |              |  | III-E   | Dr.Sudarshan   | В 2 |    | 2  | 2 | 2  | 2   |
| ŀ  | 78 | 2/26/202  |              |  | 111-E   | B Dr.Sudarshan   | в 3 |    | 3  | 2 | 2  | 3   |
|    | 79 |           | 1 1KS19EC08  |  | III-E   | 3 Dr.Sudarshan   | В   | 3  | 3  | 3 | 3  | 3   |
|    | 80 |           | 21 1KS19EC08 | 170 E  | 19201   | The second secon | В : | 2  | 2  | 2 | 2  | 2   |
|    | 81 |           | 21 1KS19EC08 |  | 111-1   |  | -   | 2  | 2  | 2 | 2  | 2   |
|    | 82 |           | 21 1KS19EC08 | -  | 101-    |  | -   | 2  | 3  | 3 | 2  | 2 2 |
|    | 83 |           | 21 1KS19EC0  |  |         |  | -   | 3  | 3  | 2 | 2  | 2 2 |
|    | 84 | 2/26/20   | 21 1KS19EC0  | 88 Srinivasan M  | 111-    | DI. Gudaranan  |     |    |    |   |    |     |

| B5   3/12/2021   1ks19ec089   Sriram   III-B   Dr. Sudarshan B   3   2   1   1   1   1   1   1   1   1   1   | SI<br>No | Date      | USN          | Student Name       | Section | Faculty Name   | Q1 | Q2 | Q3 | Q4 | Q5 |
|--|----------|-----------|--------------|--------------------|---------|----------------|----|----|----|----|----|
| 86   3/12/2021   1KS19EC090   Suhas m   IIII-B   Dr. Sudarshan B   3   3   3   3   3   3   3   3   3   |          | 3/12/202  | 1 1ks19ec089 | Sriram             | III-B   | Dr.Sudarshan B | 3  | 2  | 1  | 1  | 1  |
| 88   3/12/2021   1ks19eC094   Swagalhaithal   III-B   Dr. Sudarshan B   2   2   2   2   2   2   2   2   2  | 86       | 3/12/202  | 1 1KS19EC090 | Suhas m            | III-B   | Dr.Sudarshan B | 1  | 1  | 1  | 1  | 1  |
| 88   3/12/2021   1KS19EC095   Swathi.U   III-B   Dr. Sudarshan B   2   2   2   2   2   2   3   3   3   2   2   | 87       | 3/15/2021 | 1KS19EC093   | SUSHMITHA S        | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 19   3/12/2021   1KS19EC096   Ruthvik T   III-B   Dr. Sudarshan B   2   3   3   2   2   2   2   2   2   2  | 88       | 3/12/2021 | 1ks19ec094   | Swagathaithal      | III-B   | Dr.Sudarshan B | 2  | 2  | 3  | 2  | 2  |
| 91   3/12/2021   1ks19ec097   Tejashwini pv   III-B   Dr.Sudarshan B   3   3   2   2   2   2   2   2   2   3   3   | 89       | 3/12/2021 | 1KS19EC095   | Swathi.U           | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 2   2/27/2021   1KS19EC098   Theerthana's r   III-B   Dr.Sudarshan B   2   2   2   2   2   2   3   3   3   3   | 90       | 2/26/2021 | 1KS19EC096   | Ruthvik T          | III-B   | Dr.Sudarshan B | 2  | 3  | 3  | 2  | 2  |
| 93   2/26/2021   1KS19EC099   Tushar R Vasishta   III-B   Dr. Sudarshan B   3   3   3   3   3   3   3   3   3  | 91       | 3/12/2021 | 1ks19ec097   | Tejashwini pv      | III-B   | Dr.Sudarshan B | 3  | 3  | 2  | 2  | 3  |
| 94 3/12/2021 1KS19EC100 Vaishnavi k  | 92       | 2/27/2021 | 1KS19EC098   | Theerthana s r     | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| STATES   S | 93       | 2/26/2021 | 1KS19EC099   | Tushar R Vasishta  | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 96 3/12/2021 1KS19EC102 Vandana S  | 94       | 3/12/2021 | 1KS19EC100   | Vaishnavi k        | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 97   | 95       | 3/12/2021 | 1KS19EC101   | Vandana.G          | III-B   | Dr.Sudarshan B | 3  | 2  | 2  | 2  | 2  |
| 98 3/15/2021 1KS19EC104 Vikas S  | 96       | 3/12/2021 | 1KS19EC102   | Vandana S          | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 99 3/15/2021 1KS19EC105 VINUTH S REDDY III-B Dr.Sudarshan B 3 2 3 3 3 100 3/15/2021 1KS19EC106 VISHAL SANJAY RAJU III-B Dr.Sudarshan B 2 2 2 2 2 2 101 3/12/2021 1KS19EC107 Vishnuraata Yadunandan III-B Dr.Sudarshan B 2 2 2 2 2 2 100 3/12/2021 1KS19EC108 Yashaswini N III-B Dr.Sudarshan B 3 3 3 3 3 3 103 2/28/2021 1KS19ET002 Chaitra C III-B Dr.Sudarshan B 3 3 3 3 3 3 104 2/26/2021 1KS19ET003 Litchitha Gowda III-B Dr.Sudarshan B 2 2 2 2 2 2 105 3/12/2021 1KS19ET004 MAHADEV AC III-B Dr.Sudarshan B 3 3 3 3 3 3 106 2/27/2021 1KS19ET006 NELBIN N III-B Dr.Sudarshan B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 97       | 2/26/2021 | 1KS19EC103   | Vignesh muthaiah r | III-B   | Dr.Sudarshan B | 3  | 3  | 2  | 3  | 3  |
| 100   3/15/2021   1KS19EC106   RAJU   III-B   Dr.Sudarshan B   2   2   2   2   2   2   101   3/12/2021   1KS19EC107   Vishnuraata Yadunandan   III-B   Dr.Sudarshan B   2   2   2   2   2   2   102   3/12/2021   1KS19EC108   Yashaswini N   III-B   Dr.Sudarshan B   3   3   3   3   3   3   3   3   3   | 8        | 3/15/2021 | 1KS19EC104   | Vikas S            | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 100   3/15/2021   1KS19EC106   RAJU   III-B   Dr.Sudarshan B   2   2   2   2   2   2   2   2   2   | 9        | 3/15/2021 | 1KS19EC105   | VINUTH S REDDY     | III-B   | Dr.Sudarshan B | 3  | 2  | 3  | 3  | 3  |
| 101   3/12/2021   1KS19EC107   Yadunandan   III-B   Dr.Sudarshan B   2   2   2   2   2   2   2   1   1   1   | 00       | 3/15/2021 | 1KS19EC106   |                    | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 103       2/28/2021       1KS19ET002       Chaitra C       III-B       Dr.Sudarshan B       3       3       3         104       2/26/2021       1KS19ET003       Litchitha Gowda       III-B       Dr.Sudarshan B       2       2       2       2         105       3/12/2021       1KS19ET004       MAHADEV AC       III-B       Dr.Sudarshan B       3       3       3       3         106       2/27/2021       1KS19ET006       NELBIN N       III-B       Dr.Sudarshan B       1       1       1       1       1         107       2/26/2021       1KS19ET007       Niranjan S Rao       III-B       Dr.Sudarshan B       3       3       3       3         108       3/12/2021       1KS19ET009       ROHIT KUMAR       III-B       Dr.Sudarshan B       3       3       3       3         109       3/12/2021       1ks19et011       Shwethak       III-B       Dr.Sudarshan B       2       2       2       2         110       3/12/2021       1KS19ET012       Vaishnavi.s       III-B       Dr.Sudarshan B       2       2       3       3  | 01       | 3/12/2021 | 1KS19EC107   | AND 18 AND 18      | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 104       2/26/2021       1KS19ET003       Litchitha Gowda       III-B       Dr.Sudarshan B       2       2       2       2         105       3/12/2021       1KS19ET004       MAHADEV AC       III-B       Dr.Sudarshan B       3       3       3       3         106       2/27/2021       1KS19ET006       NELBIN N       III-B       Dr.Sudarshan B       1       1       1       1       1         107       2/26/2021       1KS19ET007       Niranjan S Rao       III-B       Dr.Sudarshan B       3       3       3       3         108       3/12/2021       1KS19ET009       ROHIT KUMAR       III-B       Dr.Sudarshan B       3       3       3       3         109       3/12/2021       1ks19et011       Shwethak       III-B       Dr.Sudarshan B       2       2       2       2         110       3/12/2021       1KS19ET012       Vaishnavi.s       III-B       Dr.Sudarshan B       2       2       3       3  | 02       | 3/12/2021 | 1KS19EC108   | Yashaswini N       | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 105 3/12/2021 1KS19ET004 MAHADEV AC III-B Dr.Sudarshan B 3 3 3 3 1 106 2/27/2021 1KS19ET006 NELBIN N III-B Dr.Sudarshan B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  | 03       | 2/28/2021 | 1KS19ET002   | Chaitra C          | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 106       2/27/2021       1KS19ET006       NELBIN N       III-B       Dr.Sudarshan B       1       1       1       1         107       2/26/2021       1KS19ET007       Niranjan S Rao       III-B       Dr.Sudarshan B       3       3       3         108       3/12/2021       1KS19ET009       ROHIT KUMAR       III-B       Dr.Sudarshan B       3       3       3         109       3/12/2021       1ks19et011       Shwethak       III-B       Dr.Sudarshan B       2       2       2         110       3/12/2021       1KS19ET012       Vaishnavi.s       III-B       Dr.Sudarshan B       2       2       3       3   | )4       | 2/26/2021 | 1KS19ET003   | Litchitha Gowda    | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
| 107       2/26/2021       1KS19ET007       Niranjan S Rao       III-B       Dr.Sudarshan B       3       3       3         108       3/12/2021       1KS19ET009       ROHIT KUMAR       III-B       Dr.Sudarshan B       3       3       3         109       3/12/2021       1ks19et011       Shwethak       III-B       Dr.Sudarshan B       2       2       2         110       3/12/2021       1KS19ET012       Vaishnavi.s       III-B       Dr.Sudarshan B       2       2       3       3  | )5       | 3/12/2021 | 1KS19ET004   | MAHADEV AC         | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 2  |
| 108       3/12/2021       1KS19ET009       ROHIT KUMAR       III-B       Dr.Sudarshan B       3       3       3         109       3/12/2021       1ks19et011       Shwethak       III-B       Dr.Sudarshan B       2       2       2         110       3/12/2021       1KS19ET012       Vaishnavi.s       III-B       Dr.Sudarshan B       2       2       3       3   | )6       | 2/27/2021 | 1KS19ET006   | NELBIN N           | III-B   | Dr.Sudarshan B | 1  | 1  | 1  | 1  | 1  |
| 109 3/12/2021 1ks19et011 Shwethak III-B Dr.Sudarshan B 2 2 2 2 1 110 3/12/2021 1KS19ET012 Vaishnavi.s III-B Dr.Sudarshan B 2 2 3 3   | )7       | 2/26/2021 | 1KS19ET007   | Niranjan S Rao     | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
| 110 3/12/2021 1KS19ET012 Vaishnavi.s III-B Dr.Sudarshan B 2 2 3 3  | 8        | 3/12/2021 | 1KS19ET009   | ROHIT KUMAR        | III-B   | Dr.Sudarshan B | 3  | 3  | 3  | 3  | 3  |
|  | 9        | 3/12/2021 | 1ks19et011   | Shwethak           | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |
|  | 0        | 3/12/2021 | 1KS19ET012   | Vaishnavi.s        | III-B   | Dr.Sudarshan B | 2  | 2  | 3  | 3  | 3  |
| 111 2/27/2021 1KS1ET010   Shreyas C R   III-B   Dr.Sudarshan B   2   2   2   2   | 1        | 2/27/2021 | 1KS1ET010    | Shreyas C R        | III-B   | Dr.Sudarshan B | 2  | 2  | 2  | 2  | 2  |

NO. OF 1S 4 3 5 4 4

Total count 111 111 111 111 111

Percentage 96.40 97.30 95.50 96.40 96.40

Average 96.40



# K.S. INSTITUTE OF TECHNOLOGY, BANGALORE DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGG

| YEAR / SEMESTER | 2ND YEAR/ 3RD SEMESTER               |
|-----------------|--------------------------------------|
| COURSE TITLE    | COMPUTER ORGANIZATION & ARCHITECTURE |
| COURSE CODE     | 18EC35                               |
| ACADEMIC YEAR   | 2020-21                              |
| BATCH           | 2019-23                              |

| CO<br>Attai | Significance  |
|-------------|---|
| Level       | 60% and above students should have scored >= 60% of Total marks |
| Level       | 55% to 59% of students should have scored >= 60% of Total marks |
| Level       | 50% to 54% of students should have scored >= 60% of Total marks |

| For Direct attainment , 50% of CIE and 50% of SEE marks are considered. |  |
|---|--|
|   |  |
| For indirect attainment, Course end survey is considered.               |  |
|   |  |
| CO attainment is 90% of direct attainment + 10% of Indirect attainment. |  |
|   |  |
| PO attainment = CO-PO mapping strength/3 * CO attainment .              |  |

| IA1        |            |  |      |     |       |                       |    |       | Assignment 1 IA2          |    |     |      |                   |       |                   |     |      |       |                |       |      |                   | Assign | nment | 2                 |       |       |                           | IA3 |   |                   |      |                       |         |       | Assignment 3 |                           |      |     |            |      | RNA           |                              |   |      |                       |               |               |
|------------|------------|--|------|-----|-------|-----------------------|----|-------|---------------------------|----|-----|------|-------------------|-------|-------------------|-----|------|-------|----------------|-------|------|-------------------|--------|-------|-------------------|-------|-------|---------------------------|-----|---|-------------------|------|-----------------------|---------|-------|--------------|---------------------------|------|-----|------------|------|---------------|------------------------------|---|------|-----------------------|---------------|---------------|
| SI.<br>NO. | USN        | NAME                                       | IA1  | COI | Score | Tar<br>get<br>60<br>% |    | Score | Ta<br>rge<br>t<br>60<br>% | A1 | COL | core | arg<br>et C<br>0% | O2coi | Targ<br>et<br>60% | IA2 | CO2c | ore g | ar<br>et<br>60 | CO386 | core | Farg<br>et<br>60% | CO4c   | ore   | Farg<br>et<br>50% | A2 CC | )2cor | Ta<br>rge<br>t<br>60<br>% | CO3 |   | Tar<br>get<br>60% | CO4c | T<br>rg<br>ore 1<br>6 | IA<br>0 | .3CO4 | \$core       | Ta<br>rge<br>t<br>60<br>% | CO5c | ore | 0          | 3 CC | <b>)</b> 4coı | Ta<br>rge<br>re t<br>60<br>% |   | core | Tar<br>get<br>60<br>% | SE Sc<br>E re | Ta rge t 60 % |
|            | Maximu     | ım Marks                                   | 30   | 18  |       |                       | 12 |       |                           | 10 | 6   |      |                   | 4     |                   | 30  | 6    |       |                | 18    |      |                   | 6      |       |                   | 10 2  | : [   |                           | 6   |   |                   | 2    |                       | 30      | 12    |              |                           | 18   |     | 10         | 0 6  |               |                              | 4 |      |                       | 60            |               |
| 1          | 1KS19EC00  | 1 ABHILASH                                 | 22   | 15  | 3     | Y                     | 7  | 2     | N                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 26  | 6    | 3     | Y              | 15    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 7 14    | 4 10  | 3            | Y                         | 4    | 0 1 | N 6        | 5 2  | 0             | N                            | 4 | 3    | Y                     | <b>21</b> 0   | ) N           |
| 2          | 1KS19EC002 | ABHISHEK<br>2CHANDRE<br>SH                 | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 5  | 3   | 1    | N                 | 2 1   | N                 | 30  | 6    | 3     | Y              | 18    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 \                   | ? 9     | 4     | 0            | N                         | 5    | 0 1 | N 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>17</b> 0   | N             |
| 3          | 1KS19EC003 | AISHWAR<br>YA<br>3BASAVAR<br>AJ<br>KEMBAVI | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 29  | 6    | 3     | Y              | 17    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 \                   | 21      | 1 10  | 3            | Y                         | 11   | 3 . | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>28</b> 0   | N             |
| 4          | 1KS19EC004 | AISHWAR<br>YA M G                          | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 27  | 5    | 3     | Y              | 16    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 16      | 5 8   | 3            | Y                         | 8    | 0 1 | N 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | 31 1          | N             |
| 5          | 1KS19EC00  | AKSHAY<br>KUMAR D                          | 29   | 17  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 26  | 5    | 3     | Y              | 16    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 1                   | 7 12    | 2 1   | 0            | N                         | 11   | 3   | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>37</b> 3   | 3 Y           |
| 6          | 1KS19EC00  | 6 AKSHITHA                                 | 26   | 17  | 3     | Y                     | 9  | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 30  | 6    | 3     | Y              | 18    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 7 18    | 8 6   | 1            | N                         | 12   | 3   | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>42</b> 3   | Y             |
| 7          |            | 7 AMRUTA                                   |      | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 29  | 6    | 3     | Y              | 17    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 7 14    | 4 11  | 3            | Y                         | 3    | 0 1 | N 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>24</b> 0   | N             |
| 8          | 1KS19EC008 | 8 AMULYA                                   | 27   | 15  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 30  | 6    | 3     | Y              | 18    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 21      | 1 10  | 3            | Y                         | 11   | 3   | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | 32 1          | N             |
| 9          | 1KS19EC009 | 9 ANITHA S                                 | 28   | 17  | 3     | Y                     | 11 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 29  | 6    | 3     | Y              | 17    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 30      | 12    | 3            | Y                         | 18   | 3   | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>29</b> 0   | N             |
| 10         | 1KS19EC010 | 0 ANJALI Y J                               | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 28  | 6    | 3     | Y              | 16    | 3    | Y                 | 6      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 13      | 3 11  | 3            | Y                         | 2    | 0 1 | N 6        | 5 2  | 0             | N                            | 4 | 3    | Y                     | <b>30</b> 1   | N             |
| 11         | 1KS19EC01  | 1 ARCHANA                                  | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 29  | 6    | 3     | Y              | 18    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 13      | 3 9   | 3            | Y                         | 4    | 0 1 | N 6        | 5 2  | 0             | N                            | 4 | 3    | Y                     | <b>32</b> 1   | N             |
| 12         | 1KS19EC012 | 2 ASHRITHA                                 | . 29 | 18  | 3     | Y                     | 11 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 27  | 6    | 3     | Y              | 16    | 3    | Y                 | 5      | 3     | Y                 | 8 2   | 3     | Y                         | 4   | 3 | Y                 | 2    | 3 Y                   | 7 8     | 4     | 0            | N                         | 4    | 0 1 | N 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>21</b> 0   | N             |
| 13         | 1KS19EC013 | 3BHARATH                                   | 1 21 | 14  | 3     | Y                     | 7  | 2     | N                         | 6  | 4   | 3    | Y                 | 2 1   | N                 | 28  | 6    | 3     | Y              | 17    | 3    | Y                 | 5      | 3     | Y                 | 0 0   | 0     | N                         | 0   | 0 | N                 | 0    | 0 N                   | 1 0     | 0     | 0            | N                         | 0    | 0 1 | <b>1</b> 0 | 0    | 0             | N                            | 0 | 0    | N                     | <b>A</b> 3    | Y             |
|            |            | 4BHAVANA                                   |      | 17  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 27  | 6    | 3     | Y              | 16    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 23      | 3 11  | 3            | Y                         | 12   | 3   | Y 8        | 3 4  | 3             | Y                            | 4 | 3    | Y                     | <b>42</b> 3   | Y             |
| 15         | 1KS19EC01: | CHAITRA<br>P                               |      | 17  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 26  | 6    | 3 1   | Y              | 15    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 21      | 1 10  | 3            | Y                         | 11   | 3   | Y 6        | 5 2  | 0             | N                            | 4 | 3    | Y                     | <b>35</b> 2   | N             |
| 16         | 1KS19EC01  | CHANDAN<br>RALY                            | 29   | 17  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 26  | 6    | 3 1   | Y              | 15    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 22      | 2 8   | 3            | Y                         | 14   | 3   | Y 10       | 0 4  | 3             | Y                            | 6 | 3    | Y                     | <b>30</b> 1   | N             |
| 17         | 1KS19EC01  | 7 CHANDAN.                                 | 30   | 18  | 3     | Y                     | 12 | 3     | Y                         | 10 | 6   | 3    | Y                 | 4 3   | Y                 | 24  | 6    | 3     | Y              | 13    | 3    | Y                 | 5      | 3     | Y                 | 10 2  | 3     | Y                         | 6   | 3 | Y                 | 2    | 3 Y                   | 17      | 7     | 2            | N                         | 10   | 2 1 | N 6        | 5 2  | 0             | N                            | 4 | 3    | Y                     | <b>15</b> 0   | N             |

|    | CHENNRE   |    |    | 1 | - 1 |    |   |   |    |          | 1 |   |       | 1   |     | T    |     |    | 1  |     |    | $\overline{}$ |     |     | T   |      |   |   |   |   | <u> </u> |   |     |      | T    |   |   |    |   |   | $\neg$ |   | <u> </u> |     | 1   | $\top$ | $\top$ | П   | $\neg$ |
|----|---|----|----|---|-----|----|---|---|----|----------|---|---|-------|-----|-----|------|-----|----|----|-----|----|---------------|-----|-----|-----|------|---|---|---|---|----------|---|-----|------|------|---|---|----|---|---|--------|---|----------|-----|-----|--------|--------|-----|--------|
| 18 | 1KS19EC018<br>RAJASEKH<br>AR                      | 22 | 12 | 3 | Y   | 10 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | . 3 | 2   | 26 ( | 5 3 | Y  | 1  | 5 3 | 7  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 \ | 29   | 9 11 | 3 | Y | 18 | 3 | Y | 7      | 3 | 1        | N 4 | 4 3 | Y      | 37     | 3   | Y      |
| 19 | 1KS19EC019<br>CHIRANT<br>HANA<br>YOGANAN<br>DA K  | 18 | 10 | 2 | N   | 8  | 3 | Y | 10 | 6        | 3 | Y | 4 3   | . 1 | 7 2 | 24 5 | 5 3 | Y  | 1  | 5 3 | ,  | Y             | 4 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 1 | 7 5  | 5    | 0 | N | 0  | 0 | N | 8      | 3 | 1        | N : | 5 3 | Y      | 22     | 0   | N      |
| 20 | 1KS19EC020 D NAYAN                                | 26 | 16 | 3 | Y   | 10 | 3 | Y | 9  | 5.5      | 3 | Y | 3.5   | Ŋ   | 7 2 | 23 5 | 5 3 | Y  | 1  | 4 3 | ,  | Y 4           | 4 3 | 3 Y | 7   | 8 2  | 3 | Y | 1 | 0 | N        | 5 | 3 Y | 7 18 | 8 9  | 3 | Y | 9  | 0 | N | 6      | 2 | 0        | N 4 | 4 3 | Y      | 30     | 1   | N      |
| 21 | 1KS19EC021 DANESH<br>RAILL V                      | 29 | 17 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | Ŋ   | 7 2 | 25 ( | 5 3 | Y  | 1  | 4 3 | •  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 20   | 0 10 | 3 | Y | 10 | 2 | N | 8      | 3 | 1 1      | N : | 5 3 | Y      | 32     | 1   | N      |
| 22 | 1KS19EC022 DAVINO JO                              | 25 | 15 | 3 | Y   | 10 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | Ŋ   | 7 2 | 23 ( | 5 3 | Y  | 1  | 2 3 | ,  | Y 5           | 5 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 12 | 2 5  | 0 | N | 7  | 0 | N | 10     | 4 | 3        | Y ( | 6 3 | Y      | 24     | 0   | N      |
| 23 | DHANYA<br>1KS19EC023 SUKANTH<br>B K               | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | · Y | 7 2 | 26 ( | 5 3 | Y  | 1  | 5 3 | 3  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 18 | 8 10 | 3 | Y | 8  | 0 | N | 10     | 4 | 3        | Y   | 6 3 | Y      | 34     | 2   | N      |
| 24 | 1KS19EC024<br>TH K N                              | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | . 1 | 7 3 | 80   | 5 3 | Y  | 1  | 8 3 | ١, | Y             | 6   | 3 Y | ?   | 8 2  | 3 | Y | 4 | 3 | Y        | 2 | 3 Y | 10   | 0 10 | 3 | Y | 0  | 0 | N | 8      | 3 | 1        | N : | 5 3 | Y      | 33     | 2   | N      |
| 25 | 1KS19EC025  | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   |     | 7 3 | 80 ( | 5 3 | Y  | 1  | 8 3 | ١, | Y 6           | 6 3 | 3 Y | 7   | 8 2  | 3 | Y | 4 | 3 | Y        | 2 | 3 Y | 7 23 | 3 10 | 3 | Y | 13 | 3 | Y | 10     | 4 | 3        | Y ( | 6 3 | Y      | 35     | 2   | N      |
| 26 | 1KS19EC027 GAYATHRI                               | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | ,   | 7 3 | 80 ( | 5 3 | Y  | 1  | 8 3 | 1  | Y (           | 6 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | · 24 | 4 10 | 3 | Y | 14 | 3 | Y | 6      | 2 | 0 1      | N 4 | 4 3 | Y      | 26     | 0   | N      |
| 27 | 1KS19EC028 GAYATHRI                               | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | . 3 | 7 3 | 80 ( | 5 3 | Y  | 1  | 8 3 | ,  | Y (           | 6 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | · 20 | 6 11 | 3 | Y | 15 | 3 | Y | 10     | 4 | 3        | Y ( | 6 3 | Y      | 24     | 0   | N      |
| 28 | 1KS19EC029<br>GONUGUN<br>TLA SAI<br>SIDDARTH<br>A | 27 | 18 | 3 | Y   | 9  | 3 | Y | 9  | 5.5      | 3 | Y | 3.5 3 | Y   | 7 2 | 23 5 | 5 3 | Y  | 1  | 3 3 | ,  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 1  | 1 8  | 3 | Y | 3  | 0 | N | 8      | 3 | 1        | N S | 5 3 | Y      | 21     | 0   | N      |
| 29 | 1KS19EC030 GOWRI S<br>NADIGER                     | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | . 1 | r 2 | 24 ( | 5 3 | Y  | 1  | 3 3 | ,  | Y 5           | 5 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 15 | 5 9  | 3 | Y | 6  | 0 | N | 10     | 4 | 3        | Y ( | 6 3 | Y      | 27     | 0   | N      |
| 30 | 1KS19EC031 HARSHA R                               | 22 | 13 | 3 | Y   | 9  | 3 | Y | 8  | 5        | 3 | Y | 3 3   | 7   | r 2 | 23 ( | 5 3 | Y  | 1  | 3 3 | ,  | Y 4           | 4 3 | 3 Y | ?   | 6 1  | 1 | N | 4 | 3 | Y        | 1 | 1 N | 1 0  | 0    | 0 | N | 0  | 0 | N | 10     | 4 | 3        | Y ( | 6 3 | Y      | 23     | 0   | N      |
| 31 | 1KS19EC032 HARSHITH                               | 27 | 18 | 3 | Y   | 9  | 3 | Y | 10 | 6        | 3 | Y | 4 3   |     | 7 2 | 26   | 5 3 | Y  | 1  | 5 3 | 1  | Y 5           | 5 3 | 3 Y | 7 ] | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 18   | 8 2  | 0 | N | 16 | 3 | Y | 8      | 3 | 1        | N : | 5 3 | Y      | 29     | 0   | N      |
| 32 | 1KS19EC033HEMANTH.                                | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | Ŋ   | 7 2 | 27 ( | 5 3 | Y  | 1  | 5 3 | ,  | Υ             | 6 3 | 3 Y | ?   | 7 1  | 1 | N | 4 | 3 | Y        | 2 | 3 Y | 7 15 | 5 5  | 0 | N | 10 | 2 | N | 6      | 2 | 0 1      | N 4 | 4 3 | Y      | 30     | 1   | N      |
| 33 | 1KS19EC034 HIMA<br>SWETHA S                       | 30 | 18 | 3 | Y   | 12 | 3 | Y | 9  | 5.5      | 3 | Y | 3.5   |     | 7 2 | 28 ( | 5 3 | Y  | 1  | 5 3 | 7  | Υ             | 6 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 0  | 0    | 0 | N | 0  | 0 | N | 6      | 2 | 0        | N 4 | 4 3 | Y      | 26     | 0   | N      |
| 34 | 1KS19EC035 JAGRUTI PA                             | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   |     | 7 3 | 80 ( | 5 3 | Y  | 1  | 8 3 | ,  | Υ (           | 6 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 2    | 7 11 | 3 | Y | 16 | 3 | Y | 10     | 4 | 3        | Y ( | 6 3 | Y      | 41     | . 3 | Y      |
| 35 | 1KS19EC036 JAYANTH                                | 29 | 17 | 3 | Y   | 12 | 3 | Y | 6  | 4        | 3 | Y | 2 1   | N   | 1 2 | 29 ( | 5 3 | Y  | 1  | 7 3 | 1  | Υ (           | 6 3 | 3 Y | 7 ] | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 1    | 1 7  | 2 | N | 4  | 0 | N | 8      | 3 | 1        | N : | 5 3 | Y      | 22     | +   | N      |
| 36 | 1KS19EC037 KAMMA<br>MANUROL                       | 27 | 18 | 3 | Y   | 9  | 3 | Y | 9  | 5        | 3 | Y | 4 3   | • 3 | 7 2 | 29 ( | 5 3 | Y  | 1  | 7 3 |    | Y (           | 6 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 2    | 7 10 | 3 | Y | 17 | 3 | Y | 9      | 4 | 3        | Y : | 5 3 | Y      | 32     | 1   | N      |
| 37 | 1KS19EC038 KARTHIK K                              |    |    | 3 | Y   | 5  | 0 | N | 9  | 5.5      | 3 | Y | 3.5   | . 3 | . 2 | 22 ( | 5 3 | Y  |    |     |    | Y 4           | 4 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 9  | 3    | 0 | N | 6  | 0 | N | 10     | 4 | 3        | Y ( | 5 3 | Y      | 37     | 3   | Y      |
| 38 | 1KS19EC039 RASHYAP.                               | 25 | 15 | 3 | Y   | 10 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | +   | -   | 28 ( | 5 3 | -  | _  | 7 3 |    | Y 5           | 5 3 |     | 7   | 8 2  | 3 | Y | 4 | 3 | Y        | _ | 3 Y | -    |      | 3 | Y | 2  | 0 | N | 6      | 2 |          | N 4 | 4 3 | Y      |        | ++  | N      |
| 39 | 1KS19EC040 KRUPA.A                                | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 |          | 3 | Y | 4 3   | +-  | -   | 28 ( | +   | -  | _  |     | +  |               | 6 3 | _   | -   | 0 2  | 3 | Y | 6 | 3 | Y        | - | 3 Y | 22   | _    | 3 | Y | 13 | 3 | Y | 6      | 2 |          | N 4 | 4 3 | ₩.     | 37     | +   | Y      |
| 40 | 1KS19EC041 KRUTHI K                               | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 |          | 3 | Y | 4 3   | +   |     | 28 ( | -   | _  | +  |     | -  |               | 6 3 |     | +   | .0 2 | 3 | Y |   | 3 | Y        | 2 | 3 Y | 25   | 5 11 | 3 | Y | 14 | 3 | Y | 10     | 4 | -        | Y ( | 5 3 |        |        | + + | N      |
| 41 | 1KS19EC042 LAKSHMAN                               | 29 | 18 | 3 | Y   | 11 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | +-  |     | 28 ( | +   | +- | _  |     | -  |               | 6 3 |     | +   | 6 1  | 1 | N |   | 3 | Y        | 1 | 1 N | ` `  | 0 3  | 0 | N | 7  | 0 | N | -      | 2 | Ť        | N 4 | 4 3 | Y      |        | +-+ | N      |
| 42 | 1KS19EC043 LIKITHA.H                              |    | _  | 3 | Y   | 12 | 3 | Y | 10 | -+       | 3 | Y | 4 3   | _   |     | 29 ( | -   | _  |    |     | _  |               | 6 3 | _   | _   | 0 2  | 3 | Y |   | 3 |          | _ | 3 Y | _    | _    | 1 | N | 2  | 0 | N |        | 3 | _        | N : | +   | ₩.     |        | +-+ |        |
| 43 | 1KS19EC044 M LOKESH                               | 27 | 17 | 3 | Y   | 10 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | ,   | 7 2 | 27 ( | 5 3 | Y  | 1  | 5 3 | `  | Y 5           | 5 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 19 | 9 10 | 3 | Y | 9  | 0 | N | 8      | 3 | 1 1      | N : | 5 3 | Y      | 41     | . 3 | Y      |
| 44 | 1KS19EC045 MANU N<br>KANDRA                       | 27 |    | 3 | Y   | 9  | 3 | Y | 10 | 6        | 3 | Y | 4 3   | 4   | _   | 28 6 | 5 3 | _  | _  | 7 3 |    | Y 5           | 5 3 | _   | 7 1 | .0 2 | 3 | Y | 6 | 3 |          | 2 | 3 Y |      | _    | 3 | Y | 12 | 3 | Y | 10     | 4 | 3        | Y ( | 6 3 | Y      | 38     | 3   | Y      |
| 45 | 1KS19EC046 MEGHANA                                | 27 |    | 3 | Y   | 9  | 3 | Y | 10 | <u> </u> | 3 | Y | 4 3   | _   |     | 80 ( | +   | 4- | 4— | _   | _  | _             | 6 3 | _   | _   | 0 2  | 3 | Y |   | 3 | Y        |   | 3 Y |      | _    | 3 | Y | 9  | 0 | N | _      | 3 | _        | N : | _   | _      | _      | +   | N      |
| 46 | 1KS19EC047 MOHAMMA                                | 28 | 17 | 3 | Y   | 11 | 3 | Y | 5  | 3        | 1 | N | 2 1   | N   | 1 2 | 20 4 | 1 3 | Y  | 1  | 2 3 |    | Y 4           | 4 3 | 3 Y | 7   | 5 1  | 1 | N | 3 | 1 | N        | 1 | 1 N | 1 8  | 8    | 3 | Y | 0  | 0 | N | 5      | 2 | 0        | N : | 3 3 | Y      | 22     | 0   | N      |
| 47 | 1KS19EC048 MOHITH<br>KUMAR G                      | 27 | 16 | 3 | Y   | 11 | 3 | Y | 8  | 5        | 3 | Y | 3 3   | Ŋ   | r 2 | 25 ( | 5 3 | Y  | 1  | 4 3 | ,  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 \ | 7 4  | 0    | 0 | N | 4  | 0 | N | 10     | 4 | 3        | Y   | 6 3 | Y      | 24     | 0   | N      |
| 48 | 1KS19EC049 MONIKA V                               | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | Ŋ   | 2   | 28 ( | 5 3 | Y  | 1  | 5 3 | ,  | Y (           | 6 3 | 3 Y | 7 ] | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 7 12 | 2 10 | 3 | Y | 2  | 0 | N | 6      | 2 | 0 1      | N 4 | 4 3 | Y      | 21     | . 0 | N      |
| 49 | 1KS19EC050 MONISHA.<br>R K                        | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | Ŋ   | 3   | 80 ( | 5 3 | Y  | 1  | 8 3 | ,  | Y (           | 6 3 | 3 Y | 7 1 | .0 2 | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 20   | 0 7  | 2 | N | 13 | 3 | Y | 8      | 3 | 1        | N : | 5 3 | Y      | 37     | 3   | Y      |
| 50 | 1KS19EC051 N ANILA                                | 30 | 18 | 3 | Y   | 12 | 3 | Y | 10 | 6        | 3 | Y | 4 3   | 7   | 2   | 28   | 5 3 | Y  | 1  | 7 3 | 1  | Y 5           | 5 3 | 3 Y | 7 1 | 0 2  | 3 | Y | 6 | 3 | Y        | 2 | 3 Y | 10   | 6 4  | 0 | N | 12 | 3 | Y | 8      | 3 | 1        | N : | 5 3 | Y      | 42     | 3   | Y      |

| 51 INSPRECONSPIRATION 28 0 18 3 4 7 10 8 0 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | Y 36 3<br>Y 23 0<br>Y 24 0<br>Y 21 0<br>Y 36 3                     |
|--|--|
| S IKSISSECON PRIBLEM 28 17 3 V 18 4 3 V 28 6 3 V 18 3 V 18 3 V 18 5 5 0 V 18 | Y 25 0<br>Y 40 3<br>Y 36 3<br>Y 23 0<br>Y 24 0<br>Y 21 0<br>Y 36 3 |
| ATAMA S RANGE RANG | Y 40 3  Y 36 3  Y 23 0  Y 24 0  Y 21 0  Y 36 3                     |
| Stitististic consistististististis as in the stitistis as in the s | Y 36 3<br>Y 23 0<br>Y 24 0<br>Y 21 0<br>Y 36 3                     |
| So IKSIGECOS PRACHER V 20 IS 18 S V 12 S V 10 S V 1 | Y 23 0<br>Y 24 0<br>Y 21 0<br>Y 36 3                               |
| 58 IKSI9ECOS PRABEER C 25 I6 3 V 9 3 V 6 3.5 V 8 3 V 8 5 3 V 8 5 3 V 27 6 3 V 9 5 V 16 3 V 16 1 V 18 V 18 V 18 V 18 V 18 V 18 V  | Y 24 0<br>Y 21 0<br>Y 36 3   |
| 58   | Y 21 0<br>Y 36 3   |
| SHANDON CHEGORE  SHOW CH | Y 36 3   |
| 60   |  |
| 60 IKS19ECO6 PRAVEEN RUMAR N   | Y 18 0   |
| 61 IKS19EC063 PREETHAM 29 17 3 Y 12 3 Y 10 6 3 Y 4 3 Y 22 6 3 Y 12 3 Y 10 6 3 Y 4 3 Y 22 6 3 Y 10 6 3 Y 12 3 Y 10 6 3 Y 4 3 Y 22 6 3 Y 10 6 3 Y 12 3 Y 10 6 3 Y 4 3 Y 12 3 Y 10 6 3 Y 4 3 Y 12 3 Y 10 6 3 Y 4 3 Y 12 3 Y 10 6 3 Y 4 3 Y 12 3 Y 10 6 3 Y 4 3 Y 10 6 3 Y 10 6 3 Y 4 3 Y 10 6 3 Y 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | Y 18 0   |
| 62   1KS19EC064   PRIYANKA   29   17   3   Y   12   3   Y   10   6   3   Y   4   3   Y   28   6   3   Y   17   3   Y   5   3   Y   7   1   1   N   4   3   Y   2   3   Y   20   9   3   Y   11   3   Y   6   2   0   N   4   3   3   3   4   3   Y   20   9   3   Y   10   6   3   Y   4   3   Y   20   9   3   Y   10   6   3   Y   10   6   3   Y   4   3   Y   22   6   3   Y   10   2   3   Y   4   3   Y   10   2   3   Y   6   3   Y   10   2   3   Y   10   3   Y   10   3   3   Y   10    |  |
| RADHA 63 IKS19EC065 KRISHNA 26 17 3 Y 9 3 Y 10 6 3 Y 4 3 Y 22 6 3 Y 12 3 Y 10 8 3 Y 10 6 3 Y 4 3 Y 22 6 3 Y 10 8 3 Y 10  | Y 31 1   |
| 63   IKS19EC065   KRISHNA   C   17   3   Y   9   3   Y   10   6   3   Y   4   3   Y   22   6   3   Y   12   3   Y   10   5   3   Y   10   2   3   Y   6   3   Y   2   3   Y   17   8   3   Y   9   0   N   6   2   0   N   4   3   Y   6   3   Y   6   3   Y   10   6   3   Y   10   10   10   10   10   10   10   | Y 25 0   |
| 65   IKS19EC062   RAMYASR   26   17   3   Y   9   3   Y   10   6   3   Y   4   3   Y   27   6   3   Y   16   3   Y   16   3   Y   10   2   3   Y   10   2   3   Y   10   2   3   Y   10   10   10   10   10   10   10  | Y 22 0   |
| 66   KS19EC07  SABARISH   27   16   3   Y   11   3   Y   10   6   3   Y   4   3   Y   27   6   3   Y   15   3   Y   15   3   Y   10   2   3   Y   6   3   Y   2   3   Y   2   3   Y   2   3   Y   2   3   Y   2   3   Y   2   3   Y   3   Y   3   Y   3   Y   3   Y   4   3   Y   2   6   3   Y   15   3   Y   3   Y   3   Y   3   Y   4   3   Y   4   3   Y   2   6   3   Y   4   3   Y   2   3   Y   4   4   3   Y   4   4   3   Y   4   4   4   4   4   4   4   4   4   | Y 38 3   |
| 66   IKS19EC069   ROHAN K   30   18   3   Y   12   3   Y   10   6   3   Y   4   3   Y   27   6   3   Y   16   3   Y   16   3   Y   17   1   1   N   5   3   Y   1   1   N   18   9   3   Y   9   0   N   6   2   0   N   4   3   4   4   | Y 21 0   |
| 68 IKS19ECO74 SABARISH 27 16 3 Y 11 3 Y 8. 3 Y 10 6 3 Y 2.5 3 Y 26 6 3 Y 15 3 Y 5 3 Y 8. 1 Y 10 8 3 Y 10 8 7 2. N 8 0 N 10 4 3 Y 6 3 7 0 IKS19ECO72 SAHANAK 28 18 3 Y 10 3 Y 10 6 3 Y 4 3 Y 29 6 3 Y 17 3 Y 6 3 Y 10 2 3 Y 6 3 Y 2 3 Y 2 10 3 Y 12 3 Y 8 3 1 N 5 3   | Y 33 2   |
| 69   1KS19EC071 SABARISH   27   16   3   Y   11   3   Y   7   4.5   3   Y   2.5   3    | Y 39 3   |
| 70 IKS19EC072 SAHANA K 28 18 3 Y 10 3 Y 10 6 3 Y 4 3 Y 29 6 3 Y 17 3 Y 6 3 Y 10 2 3 Y 6 3 Y 2 10 3 Y 12 3 Y 8 3 1 N 5 3  | Y 24 0   |
|  | Y 5 0  |
| 71 IKS19EC073 SAHANA S 29 18 3 Y 11 3 Y 10 6 3 Y 4 3 Y 27 6 3 Y 16 3 Y 5 3 Y 10 2 3 Y 6 3 Y 2 3 Y 13 5 0 N 8 0 N 6 2 0 N 4 3   | Y 35 2   |
|  | Y 35 2   |
| 72 IKS19EC074 SALPRIYA 29 18 3 Y 11 3 Y 10 6 3 Y 4 3 Y 27 6 3 Y 16 3 Y 16 3 Y 10 2 3 Y 6 3 Y 2 3 Y 23 11 3 Y 12 3 Y 10 4 3 Y 6 3   | Y 24 0   |
| 73 IKSI9EC07\$SAMIKSHA 29 18 3 Y 11 3 Y 10 6 3 Y 4 3 Y 26 6 3 Y 15 3 Y 5 3 Y 6 1 1 N 4 3 Y 1 1 N 11 4 0 N 7 0 N 5 2 0 N 3 3  | Y 21 0   |
| 74 IKS19EC076 SANTOSH   30   18   3   Y   12   3   Y   10   6   3   Y   4   3   Y   27   6   3   Y   16   3   Y   5   3   Y   7   1   1   N   5   3   Y   1   1   N   15   10   3   Y   5   0   N   6   2   0   N   4   3   3   3   3   3   3   3   3   3  | Y 23 0   |
| 75 IKSI9EC077 SATHVIK U 19 12 3 Y 7 2 N 10 6 3 Y 4 3 Y 25 6 3 Y 14 3 Y 5 3 Y 5 1 1 N 3 1 N 1 1 N 10 5 0 N 5 0 N 6 2 0 N 4 3  | Y 27 0   |
| 76 IKS19EC078 SHAMITH A BIJOOR 29 17 3 Y 12 3 Y 10 6 3 Y 4 3 Y 29 6 3 Y 18 3 Y 5 3 Y 10 2 3 Y 6 3 Y 2 3 Y 16 1 0 N 15 3 Y 8 3 1 N 5 3  | Y <b>29</b> 0  |
| SHASHAN  |  |
| 77 IKS19EC079 K RASHYAP. 30 18 3 Y 12 3 Y 10 6 3 Y 4 3 Y 30 6 3 Y 18 3 Y 10 6 3 Y 4 3 N 5 3  | Y 29 0   |
| 78   IKS19EC081   SHREYAM   26   16   3   Y   10   3   Y   7   4.5   3   Y   2.5   3   Y   2.4   6   3   Y   13   3   Y   5   3   Y   10   2   3   Y   6   3   Y   2   3   Y   16   3   0   N   13   3   Y   6   2   0   N   4   3   3   4   5   5   5   5   5   5   5   5   5   | Y 24 0   |
| 79   IKS19EC082 SHREYAS   29   17   3   Y   12   3   Y   10   6   3   Y   4   3   Y   26   6   3   Y   15   3   Y   5   3   Y   10   2   3   Y   6   3   Y   2   3   Y   19   7   2   N   12   3   Y   10   4   3   Y   6   3  | Y 25 0   |
| 80 IKS19EC083 SHREYAS GOWDA 0 0 0 N 0 0 N 5 3 1 N 2 1 N 23 6 3 Y 12 3 Y 5 3 Y 10 2 3 Y 6 3 Y 2 3 Y 14 9 3 Y 5 0 N 5 2 0 N 3 3  | Y 21 0   |
| 81 IKS19EC084 SHREYAS \ 29 \ 17 \ 3 \ Y \ 12 \ 3 \ Y \ 10 \ 6 \ 3 \ Y \ 4 \ 3 \ Y \ 27 \ 6 \ 3 \ Y \ 15 \ 3 \ Y \ 6 \ 3 \ Y \ 10 \ 2 \ 3 \ Y \ 6 \ 3 \ Y \ 2 \ 3 \ Y \ 6 \ 4 \ 0 \ N \ 2 \ 0 \ N \ 10 \ 4 \ 3 \ Y \ 6 \ 3  | Y 26 0   |

|          |                | 1                                 |       |     |      |    |     |     |      | 1    | 1     | 1 1   | 1    | 1  |     |      |    |     |      |   |     |      |      |     |    |   |     |      |   |        |    |    |       |      |     |    |    |   | $\overline{}$ | $\overline{}$ | $\overline{}$ | $\overline{}$ |      | $\overline{}$ | _  |
|----------|----------------|-----------------------------------|-------|-----|------|----|-----|-----|------|------|-------|-------|------|----|-----|------|----|-----|------|---|-----|------|------|-----|----|---|-----|------|---|--------|----|----|-------|------|-----|----|----|---|---------------|---------------|---------------|---------------|------|---------------|----|
| 82       | 1KS19EC085     | SHUBHAM<br>KUMAR<br>SINGH A       | 29 17 | 3   | Y    | 12 | 3   | Y   | 9 5  | .5 3 | Y     | 3.5 3 | Y    | 25 | 6   | 3 Y  | 14 | 3   | Y    | 5 | 3   | Y    | 7    | 1 1 | N  | 5 | 3   | Y    | 1 | 1 N    | 14 | 9  | 3     | Y 5  | 0   | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 36   | 6 3           | Y  |
| 83       | 1KS19EC086     | SINCHAN<br>A M N                  | 30 18 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 25 | 6   | 3 Y  | 14 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 11 | 1  | 0 1   | N 10 | 0 2 | N  | 8  | 3 | 1 !           | N :           | 5 3           | 3 Y           | 34   | 4 2           | N  |
| 84       | 1KS19EC087     | SRINIVAS S                        | 28 17 | 3   | Y    | 11 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 25 | 6   | 3 Y  | 14 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 11 | 9  | 3     | Y 2  | 0   | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 33   | 3 2           | N  |
| 85       | 1KS19EC088     | SRINIVAS<br>AN M                  | 28 17 | 3   | Y    | 11 | 3   | Y   | 8    | 5 3  | Y     | 3 3   | Y    | 24 | 6   | 3 Y  | 13 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 16 | 5  | 0 1   | N 11 | 1 3 | Y  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | 38   | 8 3           | Y  |
| 86       | 1KS19EC089     | SRIRAM                            | 27 16 | 3   | Y    | 11 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 26 | 6   | 3 Y  | 15 | 3   | Y    | 5 | 3   | Y    | 7    | 1 1 | N  | 5 | 3   | Y    | 1 | 1 N    | 1  | 0  | 0 1   | N 1  | 0   | N  | 10 | 4 | 3             | Y             | 6 3           | 3 Y           | 31   | 1 1           | N  |
| 87       | 1KS19EC090     | SUHAS.M                           | 28 17 | 3   | Y    | 11 | 3   | Y   | 7 4  | .5 3 | Y     | 2.5 3 | Y    | 26 | 6   | 3 Y  | 15 | 3   | Y    | 5 | 3   | Y    | 7    | 1 1 | N  | 5 | 3   | Y    | 1 | 1 N    | 0  | 0  | 0 1   | N 0  | 0   | N  | 10 | 4 | 3             | Y             | 6 3           | 3 Y           | 23   | 3 0           | N  |
| 88       | 1KS19EC092     | SUMUKHA<br>VASISHTA<br>M R        | 30 18 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 29 | 6   | 3 Y  | 18 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 15 | 8  | 3     | Y 7  | 0   | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 7 21 | 0             | N  |
| 89       | 1KS19EC093     | SUSHMITH                          | 29 17 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 28 | 6   | 3 Y  | 16 | 3   | Y    | 6 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 14 | 5  | 0 1   | N 9  | 0   | N  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | 36   | 6 3           | Y  |
| 90       | 1KS19EC094     | SWAGATH                           | 28 16 | +   | Y    | 12 |     | Y   |      | 6 3  | Y     | 4 3   | -    | 26 | 6   | _    | +  | +   | Y    | 5 |     | Y    |      | 2 3 | +- |   | 3   | Y    | 2 | 3 Y    | +  | 9  | 3 1   | Y 9  | 0   | N  | 10 | 4 |               |               | 6 3           | -             |      | _             | N  |
| H        | 1KS19EC095     |                                   | 29 17 | +   | Y    | 12 |     |     | -    | 6 3  | Y     | 4 3   | -    | 29 |     | 3 Y  | -  | +   | Y    | 5 | -+  | Y    |      | 2 3 | +- | + | 3   | Y    | 2 | 3 Y    | 4  | 4  | 0 1   | N 0  | 0   | N  | 6  | 2 |               | N 4           | 4 3           | -             | _    | +             | -  |
| 92       | 11/010E0004    | TNL                               | 16 10 | +   | N    | 6  | 1   |     | -  - | 6 3  | Y     | 4 3   | -    | 27 | 6   | _    | -  |     | Y    | 5 |     | Y    | 7    | 1 1 | N  |   | 3   | Y    | 1 | 1 N    | 14 | 10 | 3 1   | Y 4  | . 0 | N  | 6  | 2 |               | N 4           | 4 3           | 3 Y           |      | -             | N  |
| $\vdash$ | 1KS19EC097     | RUTHVIK<br>TEJASHWI               | 23 17 |     | Y    | 6  | 1   |     | _    | 6 3  | Y     | 4 3   | -    | 28 |     | 3 Y  | +  | -   | Y    | 5 |     | Y    | 10 2 | 2 3 | +- | _ | 3   | Y    | 2 | 3 Y    | 25 |    | 3 1   | Y 17 | 7 3 | Y  | 10 | 4 |               | -             | 6 3           | -             |      | _             |    |
| 94       |                | NI P V<br>THEERTH<br>ANA S R      | 28 16 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 30 | 6   | 3 Y  | 18 | 3   | Y    | 6 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 15 | 5  | 0 1   | N 10 | 0 2 | N  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | 7 27 | 7 0           | N  |
| 95       |                | TUSHAR R<br>VASISHTA              | 30 18 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 29 | 6   | 3 Y  | 17 | 3   | Y    | 6 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 15 | 5  | 1 0   | N 10 | 0 2 | N  | 10 | 4 | 3             | Y             | 6 3           | 3 Y           | ? 24 | 4 0           | N  |
| 96       | 1KS19EC100     | VAISHNA                           | 24 17 | 3   | Y    | 7  | 2   | N i | 10   | 6 3  | Y     | 4 3   | Y    | 28 | 6   | 3 Y  | 17 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 5  | 5  | 0 1   | N 0  | 0   | N  | 10 | 4 | 3             | Y             | 6 3           | 3 Y           | 21   | 1 0           | N  |
| 97       | 1KS19EC101     | VANDANA                           | 28 18 | 3   | Y    | 10 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 29 | 6   | 3 Y  | 18 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 27 | 11 | 3 1   | Y 16 | 6 3 | Y  | 8  | 3 | 1             | N :           | 5 3           | 3 Y           | 7 36 | 6 3           | Y  |
| 98       | 1KS19EC102     | VANDANA                           | 30 18 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 29 | 6   | 3 Y  | 18 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 7  | 7  | 2 1   | N 0  | 0   | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 7 27 | 7 0           | N  |
| 99       | 1KS19EC103     | VIGNESH N                         | 20 14 | 3   | Y    | 6  | 1   | N   | 10   | 6 3  | Y     | 4 3   | Y    | 27 | 6   | 3 Y  | 16 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 17 | 8  | 3 .   | Y 9  | 0   | N  | 8  | 3 | 1             | N :           | 5 3           | 3 Y           | · 24 | <b>4</b> 0    | N  |
| 100      | 1KS19EC104     | VIKAS S                           | 24 16 | 3   | Y    | 8  | 3   | Y   | 8    | 5 3  | Y     | 3 3   | Y    | 27 | 6   | 3 Y  | 16 | 3   | Y    | 5 | 3   | Y    |      | 2 3 | Y  | 4 | 3   | Y    | 2 | 3 Y    | 7  | 1  | 0 1   | N 6  | 0   | N  | 10 | 4 | 3             | Y             | 6 3           | 3 Y           | 15   | 5 0           | N  |
| 101      | 1KS19EC105     | VINUTH S I                        | 25 16 | 3   | Y    | 9  | 3   | Y   | 6 4  | .5 3 | Y     | 1.5 0 | N    | 26 | 6   | 3 Y  | 15 | 3   | Y    | 5 | 3   | Y    | 6    | 1 1 | N  | 4 | 3   | Y    | 1 | 1 N    | 7  | 5  | 0 1   | N 2  | . 0 | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 7 5  | 0             | N  |
| 102      |                | VISHAL<br>SANJAY<br>RAJU          | 29 17 | 3   | Y    | 12 | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 26 | 6   | 3 Y  | 15 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 13 | 10 | 3     | Y 3  | 0   | N  | 5  | 2 | 0 1           | N :           | 3 3           | 3 Y           | ? 21 | 1 0           | N  |
| 103      | 1KS19EC107     | VISHNU<br>RAATA<br>YADUNAN<br>DAN | 28 17 | 3   | Y    | 11 | 3   | Y   | 8    | 5 3  | Y     | 3 3   | Y    | 25 | 6   | 3 Y  | 14 | 3   | Y    | 5 | 3   | Y    | 8 2  | 2 3 | Y  | 4 | 3   | Y    | 2 | 3 Y    | 7  | 3  | 0 1   | N 4  | 0   | N  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | 7 30 | 0 1           | N  |
| 104      | 1KS19EC108     | YASHASW<br>INI N                  | 24 15 | 3   | Y    | 9  | 3   | Y   | 10   | 6 3  | Y     | 4 3   | Y    | 24 | 6   | 3 Y  | 13 | 3   | Y    | 5 | 3   | Y    | 10 2 | 2 3 | Y  | 6 | 3   | Y    | 2 | 3 Y    | 3  | 3  | 0 1   | N 0  | 0   | N  | 6  | 2 | 0 1           | N 4           | 4 3           | 3 Y           | 29   | 9 0           | N  |
| 105      | 0<br>0         | MADALA<br>VIVEK<br>KUMAR          | 0 0   | 0   | N    | 0  | 0   | N   | 9 5  | .5 3 | Y     | 3.5 3 | Y    | 10 | 2 ( | ) N  | 7  | 0   | N    | 1 | 0   | N    | 9 2  | 2 3 | Y  | 6 | 3   | Y    | 1 | 1 N    | 0  | 0  | 0 1   | N 0  | 0   | N  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | 21   | 0             | N  |
| 106      | 1              | RANJANA<br>P                      | 0 0   | 0   | N    | 0  | 0   | N   | 9 5  | .5 3 | Y     | 3.5 3 | Y    | 20 | 4   | 3 Y  | 12 | 3   | Y    | 4 | 3   | Y    | 9 2  | 2 3 | Y  | 6 | 3   | Y    | 1 | 1 N    | 0  | 0  | 0 1   | N 0  | 0   | N  | 9  | 3 | 1 1           | N (           | 6 3           | 3 Y           | 21   | 1 0           | N  |
| 107      | 1KS20EC40<br>2 | SINDHU J                          | 0 0   | 0   | N    | 0  | 0   | N   | 9 5  | .5 3 | Y     | 3.5 3 | Y    | 18 | 4   | 3 Y  | 11 | 3   | Y    | 3 | 1   | N    | 9 2  | 2 3 | Y  | 6 | 3   | Y    | 1 | 1 N    | 0  | 0  | 0 1   | N 0  | 0   | N  | 8  | 3 | 1 1           | N :           | 5 3           | 3 Y           | Z 24 | <b>4</b> 0    | N  |
|          | Co             | o                                 |       | CO1 |      |    | CO2 | Ī   | Ţ    | CO1  | ı     | со    | 2    |    | co  | 02   |    | соз |      |   | CO4 | T    |      | coz | 2  |   | соз |      |   | CO4    |    | С  | 04    |      | co  | 5  |    |   | CO4           |               | со            | )5            |      | SEE           | _  |
|          | umber of Not   |                                   |       |     | 0    |    |     | 0   |      |      | 0     |       | 0    |    |     | 0    |    |     | 0    |   |     | 0    |      |     | 0  |   |     | 0    |   | 0      |    |    | (     | 0    |     | 0  |    |   | 1             | 0             | $\top$        | 0             | ,    | T             | 0  |
|          | Score index    | . ,                               |       | 3   | 101  |    | 3   | 94  | 1    | 3    | 103   | 3     | 101  |    |     | 3 78 | 3  | 3   | 106  |   |     | 105  |      | 3   | 85 |   | 3   | 103  |   | 2.6 84 | ı  |    | 1.6 5 | 51   | 1.0 | 31 |    |   | 1.3           | 37            | 3             | 3 10          | 16   | 1             | 21 |
|          | No. o          |                                   |       |     | 6    |    |     | 13  | 1    |      | 4     |       | 6    |    |     | 0    |    |     | 1    |   |     | 2    |      |     | 22 | : |     | 4    |   | 23     | 3  |    | 5     | 66   |     | 76 |    |   | 7             | 70            | T             | 1             | L    |               | 86 |
|          | CO Attai       |                                   |       |     | 94.4 |    |     | 88  |      |      | 96.26 |       | 94.4 |    |     | 10   | 0  |     | 99.1 |   | :   | 98.1 |      |     | 79 |   |     | 96.3 |   | 79     | ,  |    | 4     | 18   |     | 29 |    |   | :             | 35            |               | 99.           | .1   |               | 20 |
|          | Lev            |                                   |       |     | 3    |    |     | 3   |      |      | 3     |       | 3    |    |     | 3    |    |     | 3    |   |     |      |      |     | 3  |   |     | 3    |   |        |    |    | -     | 0    |     | 0  |    |   | $\Box$        | 0             | T             | 3             | 3    |               | 0  |

| СО      | CIE   | SE<br>E | Direct<br>Attainm<br>ent | Level | RE<br>CT<br>ATT | Final<br>Att |
|---------|-------|---------|--------------------------|-------|-----------------|--------------|
| CO1     | 95.33 | 20      | 57.48                    | 2.0   | 3               | 2.1          |
| CO2     | 90.42 | 20      | 55.02                    | 2.0   | 3               | 2.1          |
| соз     | 97.66 | 20      | 58.64                    | 2.0   | 3               | 2.1          |
| CO4     | 64.72 | 20      | 42.17                    | 0.0   | 3               | 0.3          |
| CO5     | 64.02 | 20      | 41.82                    | 0.0   | 3               | 0.3          |
| AVERAGE |       |         |                          |       |                 | 1.4          |

| со  | Score<br>index out<br>of 3 |
|-----|----------------------------|
| CO1 | 1.89                       |
| CO2 | 2.21                       |
| CO3 | 1.94                       |
| CO4 | 1.26                       |
| CO5 | 0.97                       |

|      |      |     |     |     | С   | o-Po I | Mappir | ng Tal | ole |          |          |      |          |          |
|------|------|-----|-----|-----|-----|--------|--------|--------|-----|----------|----------|------|----------|----------|
| co's | PO1  | PO2 | PO3 | PO4 | PO5 | P06    | P07    | PO8    | PO9 | PO1<br>0 | P01<br>1 | PO12 | PS<br>01 | PS<br>O2 |
|      |      |     |     |     |     |        |        |        |     |          |          |      | 2        | -        |
| CO1  | 3    | 2   | 1   | _   | _   | _      | _      | _      | _   | _        | _        | 1    |          |          |
| CO2  | 3    | 2   | 1   | 1   | _   | -      | -      | -      | -   | -        | _        | 1    | 2        | 1        |
| CO3  | 3    | 2   | 1   |     |     | _      |        |        |     |          | _        | 1    |          |          |
| CO4  | 3    | 2   | 1   | 1   | _   | -      | -      | -      | -   | -        | _        | 1    | -        | -        |
| CO5  | 3    | 2   | 1   |     |     | _      |        |        |     |          | _        | 1    |          |          |
| AVG  | 3.00 | 2.0 | 1.0 | 1   | -   | -      | 1      | 1      | 1   | -        | _        | 1.0  | 2.0      | 1.0      |

### 

# **Teaching Reference Notes**

# 18EC35-COMPUTER ORGANIZATION & ARCHITECTURE

Third Semester E & CE

By

Dr. B Sudarshan

18EC

# **Chapter 1** BASIC STRUCTURE OF COMPUTERS

This chapter introduces basics of computer hardware and software, presents some common terminology and gives broad overview of the computer organization.

Learning objective of this chapter.

• Explain the basic sub systems of a computer, their organization, structure and operation.

At the end of this chapter, you will be able to learn following.

- Computer types & functional units of computer.
- Basic operational concepts of computer & performance parameters.

# 1.1 COMPUTER TYPES

**Definition of a Computer**: It is a fast electronic calculating machine that accepts digitized input information, processes it according to a list of internally stored instructions and produces the resulting output information.

The list of instructions is called a **computer program**. The internal storage is called a **computer memory**.

Following are various types of computers based on their size, cost, performance and applications.

- 1. **Personal Computers**: It is the most common form of Desktop Computers These computers are commonly used in homes, schools and business offices. They have
  - a. Processing and storage units.
  - b. Visual display and audio output units
  - c. Keyboard

All these units can easily be placed on a home/office desk. Storage media includes hard disks, CD-ROMs, diskettes.

- 2. **Notebook Computers**: They are of the size of the personal computer with all the above mentioned components packaged into a single unit which is of the size of a thin briefcase. These are popularly known as **Laptops**.
- 3. **Workstations**: They have the dimensions of desktop computers but have more computational power than personal computers. They have high resolution graphics input/output capability. They are widely used in engineering applications involving

interactive design works like automotive design using CAD/CAM etc.

- 4. **Enterprise Systems**: They are also called as **Mainframes**. They are used for business data processing in medium to large corporations that require much more computing power and storage capacity than workstations. Enterprise systems are referred to as **servers** at low end and **supercomputers** at high end.
  - a. **Servers**: These are used for business data processing in medium to large corporations that require much more computing power and storage capacity than workstations can provide. These contain sizeable database storage units and capable of handling large volumes of requests to access the data. In many cases, servers are widely accessible to the education, business and personal user communities. The servers use internet facility for communication to happen for servicing the requests.
  - b. **Supercomputers**: These contain multiple processors with parallel processing capabilities with high speed computation capabilities. They are used in areas like weather forecasting, avionics, aircraft design and testing and military applications which are used for large scale numerical calculations.

# 1.2 FUNCTIONAL UNITS

The computer consists of five main parts which are functionally independent:

- 1. **Input Unit**: Computer accepts coded information through input unit. The most commonly used input device is keyboard. When a key is pressed, corresponding digit/letter is translated into binary (ASCII) code and transmitted over the cable to either memory or to the processor. Other input devices are joysticks, mouse, microphones etc.
- 2. **Memory Unit**: The function of the memory unit is to store programs and data. There are two classes of storage::
  - a. **Primary Storage**: It is a fast memory that operates at electronic speeds. The memory consists of large number of semiconductor storage cells capable of storing one bit of information. Group of 8 bits is called a **byte**, group of 16 bits is called a **word**, and group of 32 bits is called a **double word**. To provide easy access to any word in the memory, a distinct address is associated with each word locations. A given word is accessed by specifying its address and issuing a control command that starts the storage and retrieval process. The number of bits in each word is referred to as the **word length**. Small machines have only a few tens of millions of words whereas a medium or large machine has many tens or hundreds of millions of words. When the memory is accessed, only one word of data is read or written. Program must reside in memory during execution. Memory in which any location can be accessed in a short and fixed amount of time after specifying its address is called **Random Access Memory (RAM)**. The time required to access one word is called **memory access time**. The memory of a computer is implemented as a memory hierarchy of 3 or 4 levels of semiconductor RAM units with different speeds and sizes. The small, fast RAM units are called **caches**. The largest and slowest unit is referred to as **main memory**.

- b. **Secondary Storage**: These include magnetic disks and tapes, optical disks (CD-ROMs). These are used when large amounts of data have to be stored particularly for information that is accessed infrequently.
- 3. **Arithmetic and Logic Unit**: Most computer operations are executed in ALU. The operands required to perform arithmetic and logical operations are brought into the processor and stored in high speed storage elements called **registers**.
- 4. **Output Unit**: The function of output unit is to send processed results to the outside world. Some examples of output units are printers, graphic displays, monitor, plotter etc. Printers employ mechanical impact heads, ink jet streams or photocopying techniques to perform printing. Graphic displays provide both input and output functions. Hence sometimes they are referred to as I/O units.
- 5. **Control Unit**: It is a unit that co-ordinates the operations of all the other units. It is the nerve centre that sends control signals to other units and senses their states. I/O transfers are controlled by programs that identify the devices involved in information to be transferred.
  - a. Control unit governs the transfer using **timing signal**. Timing signal determines when a given action is to take place.
  - b. Data transfer between processor and memory are also controlled by control unit through timing signals.




Figure 1.1 Basic functional units of a computer

## 1.3 BASIC OPERATIONAL CONCEPTS

Computer performs a particular task governed by list of instructions written by the user. This list of instructions (a program) is stored in memory. Individual instructions are brought from memory in to the processor which executes specified instructions. Each instruction generally consists of two parts; first part as the **opcode**, which specifies the operation to be performed by the processor and second as the **operand** on which the operation needs to be performed. Operands are also stored in memory.

A typical instruction may look like

**ADD LOCA**, **R0** Where **ADD** is the operation code which performs addition, **LOCA** is the location of the first operand in memory, **R0** is a register which holds the second operand.

This instruction adds contents of memory location **LOCA** to the contents of register **R0** and stores the result into register **R0**. The original contents of the memory location-**LOCA** are preserved while that of register **R0** is overwritten with the result of addition.

Execution of above instruction may require several steps as below.

- 1. Fetch the instruction from the main memory into the processor.
- 2. Operand at memory location **LOCA** is fetched
- 3. This operand is added to the contents of the register **R0**
- 4. The result of addition is stored in the register **R0**.

The ADD instruction above combines memory access operation with an ALU operation. To improve the performance of the processor, these two types of operations can be performed using two separate instructions below.

LOAD LOCA, R1 // loads the operand located at LOCA into register R1

**ADD R1,R0** // Adds the contents of register **R1** to register **R0** and stores the result into register **R0**.

The original content of **LOCA** is preserved.




Figure 1.2 Memory and processor

Figure 1.2 shows connection between memory and the processor. Transfers between memory and the processor are started by sending the address of the memory location to be accessed to the memory unit and issuing the appropriate control signals. The data are then transferred to or from the memory.

The processor contains **ALU**, control circuitry and a number of registers used for general purpose operations. The Instruction register (**IR**) holds the instruction that is currently being executed. Its output is available to the control circuitry which generates required control signals that control the various processing elements involved in the execution of instruction.

The Program Counter (**PC**) is another special register which holds the memory address of the next instruction to be executed. This register keeps track on execution of program. During program execution, PC always points to the next instruction to be fetched from memory. There are several general purpose registers  $\mathbf{R}_0$  to  $\mathbf{R}_{n-1}$ 

Two registers **MAR** and **MDR** facilitate communication between processor and memory. **MAR** holds the address of the memory location that need to be accessed for read/write operation. **MDR** holds the data read from memory during read operation and data to be written to memory during write operation.

Program is entered into memory through **input** unit (e.g. Keyboard) and the program execution starts with **PC** pointing to the starting address of the program. The contents of the **PC** are transferred to the **MAR** and read control signal is sent by the **control** unit to memory. The data read from memory is loaded into **MDR**. The contents of **MDR** are transferred to the **IR** register to enable instruction decoding and execution by the processor.

If the instruction involves ALU operation, it is required to obtain the operands required by the operation. These operands may reside in memory or **GPR's**. if the operands are in memory, these have to be fetched from memory by issuing read command to memory as discussed earlier. Once all the operands are read, **ALU** performs the operation specified by the instruction on these operands and appropriately stores the result of operation into memory or GPR. If the result is to be stored into memory then, the control circuitry issues write command to memory along with the location address in **MAR** and data to be written into **MDR**.

At some point during the execution of the instruction, the **PC** should point to the next instruction to continue execution of the program.

Computers can also send data to some output devices and read data from the input devices for processing. Thus, some instructions should be there to perform these Input/output operations.

Normal execution of program may be interrupted if some device requires the use of processor immediately. For example, in an industrial temperature control application, if the temperature of some device increases beyond threshold value, the device raises an interrupt signal to processor to interrupt the currently executing program and run the interrupt service routine to turn **ON** the air conditioner. Once the service routine is executed, the processor resumes the earlier program. To do this, before starting to execute the interrupt service routine, the processor state (**PC**, **GPR** values) are stored so that when the program completes execution of the service routine, the saved process state is loaded again to resume the main program.

# 1.4 BUS STRUCTURES

For a computer to achieve its operation, the functional units need to communicate with each other. In order to communicate, they need to be connected. Functional units may be connected by a group of parallel wires. A group of lines that serves a connecting path for several devices is called a bus. Each wire in a bus can transfer one bit of information. The number of parallel wires in a bus is equal to the word length of a computer. In addition to the lines that carry the data, the bus must have lines for address and control purposes. The simplest way to interconnect functional units is to use a single bus, as shown below.




Figure 1.3 Memory and processor

The devices connected to a bus vary widely in their speed of Operation. Some devices are relatively slow, such as printer and keyboard. Some devices are considerably fast, such as optical disks, Memory and processor units operate are the fastest parts of a computer. Efficient transfer mechanism thus is needed to cope with this problem. A common approach is to include buffer registers with the devices to hold the information during transfers.

Another approach is to use two-bus structure and an additional transfer mechanism. A high-performance bus, a low-performance, and a bridge for transferring the data between the two buses. ARMA Bus belongs to this structure.

## 1.5 Software

**System Software** is a collection of programs that are executed as needed to perform functions such as

- 1. Receiving and interpreting user commands.
- 2. Entering and editing application programs, storing them as files in secondary storage devices.
- 3. Managing the storage and retrieval of files on secondary storage devices.
- 4. Running standard application programs such as word processors, spread sheets or games with data supplied by the user.
- 5. Controlling I/O units to receive input information and produce output results.

**Compiler:** Application Programs are usually written in high level programming language such as C, C++, and Java etc. Compiler is a system software program that translates high level language program into suitable machine language program.

**Text Editor**: It is used for entering and editing application programs.

**File:** It is a sequence of alphanumeric characters or binary data that is stored in memory or in secondary storage.

**Operating System:** An OS is a large program that is used to control the sharing of and interaction among various computer units as they execute application programs.

Let us consider an example of how an OS manages one application program. Let us consider a system with one processor, one disk and one printer. Assume that the application program has been compiled from a high level language form into a machine language form and stored in a disk.

- 1. First transfer this file into memory.
- 2. When the transfer is complete, execution of the program is started. (Assume that part of the program's task involves reading a data file from the disk into the memory, performing some computation on the data and printing the results).
- 3. When data file is needed, the program requests the OS to transfer the data file from disk to the memory.
- 4. The OS performs this task and passes execution control back to the application program.

- 5. When the results are ready to be printed after computation, the application program again sends a request to OS.
- 6. An OS routine is then executed to cause the printer to print the results.

The time line diagram shows user program and OS routine sharing of the processor.




Figure 1.4 User program and OS sharing the processor

During the time period  $t_0$  to  $t_1$ , the OS routine initiates loading the application program from disk to memory, waits until the transfer is completed and then passes execution control to the application program. A similar pattern of activity occurs during the period  $t_0$  to  $t_3$  and  $t_4$  to  $t_5$ , when the OS transfers the data file from the disk and prints the results. At  $t_5$ , the OS may load and execute another application program

We can see that the disk and processor are idle between  $t_4$  and  $t_5$ . So, next application program can be loaded during this time itself. Similarly the OS can arrange to print the previous results between  $t_0$  and  $t_1$ . This pattern of concurrent execution is called **multiprogramming** or **multitasking**.

**Processor Time:** It is defined as the sum of the periods needed to execute the program (i.e. when processor is active labeled as Program and OS routine in the above figure).

**Elapsed time:** Total time needed to execute the program  $(t_5 - t_0)$ .

## 1.6 Performance

The most important measure of the performance of a computer is how quickly it can execute

the program. The speed of the computer is affected by the design of

- 1. Instruction set
- 2. Hardware and the technology in which the hardware is implemented
- 3. Software including the OS

Because programs are usually written in a high-level language, performance is also affected by the compiler that translates programs into machine languages.

For best performance, it is necessary to design the compiler, Instruction set and the hardware in a coordinated way.

The processor time depends on the hardware involved in the execution of individual machine instructions. This hardware comprises a processor and the memory which are usually connected by a bus as shown in figure 1.5. This includes the cache memory as part of the processor unit. Let us examine the flow of program instructions and the data between the memory and the processor. At the start of the execution, all program instructions and the required data are stored in the main memory. As execution proceeds, instructions are fetched one by one over the bus into the processor and a copy is placed in the cache. When the execution of an instruction calls for data located in the main memory, the data are fetched and a copy of it is placed in the cache. Later, if the same instruction or the data is needed a second time, it is used directly from the cache.




Figure 1.5 the Processor Cache

Processor circuits are controlled by a timing signal called a clock. The clock defines regular time intervals, called clock cycles. To execute a machine instruction, the processor divides the action to be performed into a sequence of basic steps, such that each step can be completed in one clock cycle. Let the clock period P of one clock cycle, its inverse is the clock rate, R=1/P.

# **Basic performance equation**

- T-Processor time required to execute a program that has been prepared in high-level language
- N-Number of actual machine language instructions needed to complete the execution (note: loop)
- S Average number of basic steps needed to execute one machine instruction. Each step completes in one clock cycle
- R Clock rate

The program execution time T is given by

$$T = (NxS)/R$$

Parameters, N, S & R are dependent on each other.

To achieve high performance, the computer designer must reduce the value of T which means reducing N & S, increasing R.

The value of N is reduced if the source program is compiled into fewer machine instructions.

The value of S is reduced in instruction have a smaller number of basic steps to perform.

The value of R can be increased by using a higher frequency clock.

Care has to be taken while modifying values since changes in the parameter may affect the other.

### **Clock Rate**

There are two possibilities for increasing the clock rate R.

- 1. Improving the IC technology makes logic circuits faster.
- This reduces the time needed to compute a basic step and allow the clock period P to be reduced and the clock rate R increased.
- 2. Reducing the amount of processing done in one basic step also reduces the clock period P. In the presence of a cache, the percentage of accesses to the main memory is small. Hence, much of the performance gain expected from the use of faster technology can be realized. The value of T will be reduced by the same factor as R is increased, i.e., S & R are not affected.